<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: K60  EXTAL0  EXTAL1 operation question in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287715#M11237</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You can refer TWR-K60F120M board design, which is usin external 50MHz clock connect with K60 EXTAL0 pin. The 50MHz external clock also could get from tower system(50MHz clock source from TWR-SER board). You also need to check your chip mask set, which is second line print info at the chip surface. &lt;BR /&gt;There exists errata info 3898 (e3898: MCG: Setting the MCG_C6[PLLS] bit will enable both OSC0 and OSC1.) for both mask set: 1N96B and 3N96B. More detailed info, please check below link:&lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/microcontrollers/doc/errata/KINETIS_1N96B.pdf"&gt;http://cache.freescale.com/files/microcontrollers/doc/errata/KINETIS_1N96B.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/microcontrollers/doc/errata/KINETIS_3N96B.pdf"&gt;http://cache.freescale.com/files/microcontrollers/doc/errata/KINETIS_3N96B.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Wish it helps.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 24 Jul 2013 01:59:29 GMT</pubDate>
    <dc:creator>Hui_Ma</dc:creator>
    <dc:date>2013-07-24T01:59:29Z</dc:date>
    <item>
      <title>K60  EXTAL0  EXTAL1 operation question</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287714#M11236</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am using a MK60FN1M0VLQ12 in a project and using the RMII Ethernet interface.&amp;nbsp; This interface requires a RMII_REFCLK from the PHY which connects to the EXTAL0 pin of the K60.&amp;nbsp; I am planning on running the K60 with this clock.&amp;nbsp; I also generate a RESET signal to the PHY using a GPIO pin.&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, when the PHY is reset, the REFCLK pin of the PHY is tri-stated which will kill the clock to the K60. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The MK60FN1M0VLQ12 has a second external oscillator pin, EXTAL1 which I would like to use to run the K60 using a clock that is always present.&amp;nbsp; How do I power up the K60 and configure it to use the clock on EXTAL1?&amp;nbsp; I understand there are some restrictions when using EXTAL1.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Jul 2013 23:20:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287714#M11236</guid>
      <dc:creator>pk2</dc:creator>
      <dc:date>2013-07-23T23:20:48Z</dc:date>
    </item>
    <item>
      <title>Re: K60  EXTAL0  EXTAL1 operation question</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287715#M11237</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You can refer TWR-K60F120M board design, which is usin external 50MHz clock connect with K60 EXTAL0 pin. The 50MHz external clock also could get from tower system(50MHz clock source from TWR-SER board). You also need to check your chip mask set, which is second line print info at the chip surface. &lt;BR /&gt;There exists errata info 3898 (e3898: MCG: Setting the MCG_C6[PLLS] bit will enable both OSC0 and OSC1.) for both mask set: 1N96B and 3N96B. More detailed info, please check below link:&lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/microcontrollers/doc/errata/KINETIS_1N96B.pdf"&gt;http://cache.freescale.com/files/microcontrollers/doc/errata/KINETIS_1N96B.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/microcontrollers/doc/errata/KINETIS_3N96B.pdf"&gt;http://cache.freescale.com/files/microcontrollers/doc/errata/KINETIS_3N96B.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Wish it helps.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 24 Jul 2013 01:59:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287715#M11237</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2013-07-24T01:59:29Z</dc:date>
    </item>
    <item>
      <title>Re: K60  EXTAL0  EXTAL1 operation question</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287716#M11238</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello pk2,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;was that information helpful? Don't forget to keep us posted :smileywink:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best,&lt;/P&gt;&lt;P&gt;Monica.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Jul 2013 17:37:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287716#M11238</guid>
      <dc:creator>Monica</dc:creator>
      <dc:date>2013-07-30T17:37:37Z</dc:date>
    </item>
    <item>
      <title>Re: K60  EXTAL0  EXTAL1 operation question</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287717#M11239</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you for the useful information Monica.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Aug 2013 00:11:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/K60-EXTAL0-EXTAL1-operation-question/m-p/287717#M11239</guid>
      <dc:creator>pk2</dc:creator>
      <dc:date>2013-08-08T00:11:01Z</dc:date>
    </item>
  </channel>
</rss>

