<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis MicrocontrollersのトピックRe: using problem with SPI on Kinetis K50 Tower</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/using-problem-with-SPI-on-Kinetis-K50-Tower/m-p/168512#M1095</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;very good, it 's bit 12 of SIM_SCG6&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;now there is acces to register and no "hard fault"&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you very much&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 01 Jun 2012 20:16:23 GMT</pubDate>
    <dc:creator>khris</dc:creator>
    <dc:date>2012-06-01T20:16:23Z</dc:date>
    <item>
      <title>using problem with SPI on Kinetis K50 Tower</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/using-problem-with-SPI-on-Kinetis-K50-Tower/m-p/168510#M1093</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am testing&amp;nbsp; SPI&amp;nbsp; on Kinetis K50 Tower,&amp;nbsp; my problem is that when I init SPI register as :&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;SPI0_MCR&amp;nbsp;&amp;nbsp; =&amp;nbsp; SPI_MCR_MSTR_MASK |&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp; SPI_MCR_DIS_RXF_MASK |&amp;nbsp;&lt;BR /&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; SPI_MCR_DIS_TXF_MASK | SPI_MCR_ROOE_MASK |&amp;nbsp;&lt;BR /&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; SPI_MCR_HALT_MASK |&lt;BR /&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; SPI_MCR_PCSIS(1);&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;the cpu go in "hard fault"&amp;nbsp; isr&amp;nbsp; vector 3&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;If i write SPI0_MCR = 0&amp;nbsp; there is the same problem.&lt;/P&gt;&lt;P&gt;For information, with debugger it is not possible to write a value in this register.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I verify init&amp;nbsp; MUX&amp;nbsp; pin select and cpu version without result, all seem ok.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;if someone have an idea ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks for your help&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jun 2012 17:27:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/using-problem-with-SPI-on-Kinetis-K50-Tower/m-p/168510#M1093</guid>
      <dc:creator>khris</dc:creator>
      <dc:date>2012-06-01T17:27:03Z</dc:date>
    </item>
    <item>
      <title>Re: using problem with SPI on Kinetis K50 Tower</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/using-problem-with-SPI-on-Kinetis-K50-Tower/m-p/168511#M1094</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;OL&gt;&lt;LI&gt;Have you set the SIM_SCGC bits for the SPI component?&lt;/LI&gt;&lt;LI&gt;In a hard fault, look at SCB_CFSR, it tells you what kind of hard fault you're in.&lt;/LI&gt;&lt;/OL&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jun 2012 18:37:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/using-problem-with-SPI-on-Kinetis-K50-Tower/m-p/168511#M1094</guid>
      <dc:creator>konrada</dc:creator>
      <dc:date>2012-06-01T18:37:02Z</dc:date>
    </item>
    <item>
      <title>Re: using problem with SPI on Kinetis K50 Tower</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/using-problem-with-SPI-on-Kinetis-K50-Tower/m-p/168512#M1095</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;very good, it 's bit 12 of SIM_SCG6&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;now there is acces to register and no "hard fault"&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you very much&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Jun 2012 20:16:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/using-problem-with-SPI-on-Kinetis-K50-Tower/m-p/168512#M1095</guid>
      <dc:creator>khris</dc:creator>
      <dc:date>2012-06-01T20:16:23Z</dc:date>
    </item>
  </channel>
</rss>

