<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IMX6Q PCIE BAR and MSI-X in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/IMX6Q-PCIE-BAR-and-MSI-X/m-p/1015484#M6613</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sir&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;I have two question to confirm.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;1. Is&amp;nbsp;IMX6Q PCIE supporting&amp;nbsp;MSI-X&amp;nbsp;interrupt ? If yes,how many&amp;nbsp;&lt;SPAN&gt;interrupt it supports?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;2. How many&amp;nbsp;PCIE BAR&amp;nbsp;IMX6Q supports? And the size of each BAR.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 07 Nov 2019 03:23:35 GMT</pubDate>
    <dc:creator>liyongzhi</dc:creator>
    <dc:date>2019-11-07T03:23:35Z</dc:date>
    <item>
      <title>IMX6Q PCIE BAR and MSI-X</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/IMX6Q-PCIE-BAR-and-MSI-X/m-p/1015484#M6613</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sir&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;I have two question to confirm.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;1. Is&amp;nbsp;IMX6Q PCIE supporting&amp;nbsp;MSI-X&amp;nbsp;interrupt ? If yes,how many&amp;nbsp;&lt;SPAN&gt;interrupt it supports?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;2. How many&amp;nbsp;PCIE BAR&amp;nbsp;IMX6Q supports? And the size of each BAR.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Nov 2019 03:23:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/IMX6Q-PCIE-BAR-and-MSI-X/m-p/1015484#M6613</guid>
      <dc:creator>liyongzhi</dc:creator>
      <dc:date>2019-11-07T03:23:35Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6Q PCIE BAR and MSI-X</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/IMX6Q-PCIE-BAR-and-MSI-X/m-p/1015485#M6614</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi yong&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;MSI-X is supported acording to Table 48-2. Core Interface Summary i.MX6DQ Reference Manual,&lt;/P&gt;&lt;P&gt;for bar details one can check&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/387557"&gt;Driver access PCIE Device via IO port failed with IMX6&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Nov 2019 23:41:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/IMX6Q-PCIE-BAR-and-MSI-X/m-p/1015485#M6614</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-11-07T23:41:18Z</dc:date>
    </item>
  </channel>
</rss>

