<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: RT106x SEMC NAND Flash examples in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2113516#M34451</link>
    <description>&lt;P&gt;Thank you very much, I wouldn't have been able to find the drivers otherwise.&lt;BR /&gt;I want to use the 8 MB NAND (MX30LF2G28AD) as mass storage.&lt;BR /&gt;I also have a 32 MB SDRAM (W9825G6KH) in parallel.&lt;BR /&gt;What else do I need to consider?&lt;BR /&gt;How should I set the pins?&lt;BR /&gt;If I configure the pins for the SEMC on the i.MX RT1061 with MCUXpresso using the SW_MUX_CTL registers, do the SW_PAD_CTL registers still influence the behavior of the pins, or is the behavior then determined solely by the SEMC?&lt;BR /&gt;According to the NAND datasheet, the SEMC_RDY requires a pull-up.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 10 Jun 2025 10:01:14 GMT</pubDate>
    <dc:creator>Mark16</dc:creator>
    <dc:date>2025-06-10T10:01:14Z</dc:date>
    <item>
      <title>RT106x SEMC NAND Flash examples</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2112624#M34442</link>
      <description>&lt;DIV class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;I can't find any sample projects for the RT106x with NAND flash via SEMC.&lt;/SPAN&gt;&lt;/SPAN&gt; &lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;Are there any?&lt;/SPAN&gt;&lt;/SPAN&gt; &lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN class=""&gt;How do I set up the SEMC for the MX30LF2G28AD Micronix NAND flash?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/DIV&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 09 Jun 2025 07:17:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2112624#M34442</guid>
      <dc:creator>Mark16</dc:creator>
      <dc:date>2025-06-09T07:17:08Z</dc:date>
    </item>
    <item>
      <title>Re: RT106x SEMC NAND Flash examples</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2113211#M34449</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/249842"&gt;@Mark16&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your interest in NXP MIMXRT series!&lt;/P&gt;
&lt;P&gt;Are you referring to operating SEMC NAND Flash or booting from SEMC NAND?&lt;/P&gt;
&lt;P&gt;Since there is no NAND Flash connection provided on the EVK, there are no examples directly available in the corresponding SDK.&lt;/P&gt;
&lt;P&gt;However, the necessary drivers are provided in this folder：SDK_2_16_000_EVK-MIMXRT1060\components\flash\nand\semc&lt;/P&gt;
&lt;P&gt;If it is need to boot from SEMC NAND, you can refer to this document:&lt;/P&gt;
&lt;P&gt;1.&amp;nbsp;&lt;A href="https://www.cnblogs.com/henjay724/p/9173425.html" target="_blank"&gt;https://www.cnblogs.com/henjay724/p/9173425.html&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;2.&amp;nbsp;&lt;A href="https://www.cnblogs.com/henjay724/p/12591382.html" target="_blank"&gt;https://www.cnblogs.com/henjay724/p/12591382.html&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;3.&amp;nbsp;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Booting-image-from-External-SEMC-NAND-flash-MX30LFIGE8A-on-i/td-p/1477567" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Booting-image-from-External-SEMC-NAND-flash-MX30LFIGE8A-on-i/td-p/1477567&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Gavin&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 10 Jun 2025 04:03:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2113211#M34449</guid>
      <dc:creator>Gavin_Jia</dc:creator>
      <dc:date>2025-06-10T04:03:41Z</dc:date>
    </item>
    <item>
      <title>Re: RT106x SEMC NAND Flash examples</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2113516#M34451</link>
      <description>&lt;P&gt;Thank you very much, I wouldn't have been able to find the drivers otherwise.&lt;BR /&gt;I want to use the 8 MB NAND (MX30LF2G28AD) as mass storage.&lt;BR /&gt;I also have a 32 MB SDRAM (W9825G6KH) in parallel.&lt;BR /&gt;What else do I need to consider?&lt;BR /&gt;How should I set the pins?&lt;BR /&gt;If I configure the pins for the SEMC on the i.MX RT1061 with MCUXpresso using the SW_MUX_CTL registers, do the SW_PAD_CTL registers still influence the behavior of the pins, or is the behavior then determined solely by the SEMC?&lt;BR /&gt;According to the NAND datasheet, the SEMC_RDY requires a pull-up.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 10 Jun 2025 10:01:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2113516#M34451</guid>
      <dc:creator>Mark16</dc:creator>
      <dc:date>2025-06-10T10:01:14Z</dc:date>
    </item>
    <item>
      <title>Re: RT106x SEMC NAND Flash examples</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2113518#M34452</link>
      <description>&lt;P&gt;sorry, the NAND has 256 MB.&lt;/P&gt;</description>
      <pubDate>Tue, 10 Jun 2025 10:03:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2113518#M34452</guid>
      <dc:creator>Mark16</dc:creator>
      <dc:date>2025-06-10T10:03:08Z</dc:date>
    </item>
    <item>
      <title>Re: RT106x SEMC NAND Flash examples</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2119245#M34518</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/249842"&gt;@Mark16&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;SW_PAD_CTL is also in play, and is the register where you configure the physical characteristics of the PAD when you use the PinConfigTool. Thinking of SW_MUX_CTL as "selecting" the signal routing, and SW_PAD_CTL as "adjusting" the physical characteristics.&lt;/P&gt;
&lt;P&gt;SEMC in NXP's EVK doesn't connect to NAND, but I found a 3rd party example that might help you:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Gavin_Jia_0-1750323300778.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/343727i7F40DD0892B7787D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Gavin_Jia_0-1750323300778.png" alt="Gavin_Jia_0-1750323300778.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Also, there is a Chinese doc for your reference:&amp;nbsp;&lt;A href="https://doc.embedfire.com/mcu/i.mxrt/i.mxrt1052/zh/latest/doc/chapter29/chapter29.html" target="_blank"&gt;https://doc.embedfire.com/mcu/i.mxrt/i.mxrt1052/zh/latest/doc/chapter29/chapter29.html&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Gavin&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 19 Jun 2025 08:56:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2119245#M34518</guid>
      <dc:creator>Gavin_Jia</dc:creator>
      <dc:date>2025-06-19T08:56:04Z</dc:date>
    </item>
    <item>
      <title>Re: RT106x SEMC NAND Flash examples</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2119318#M34520</link>
      <description>&lt;P&gt;Are there also SDK NAND drivers for ECC and Bad Block Management for the RT106x?&lt;/P&gt;</description>
      <pubDate>Thu, 19 Jun 2025 10:10:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2119318#M34520</guid>
      <dc:creator>Mark16</dc:creator>
      <dc:date>2025-06-19T10:10:50Z</dc:date>
    </item>
    <item>
      <title>Re: RT106x SEMC NAND Flash examples</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2119814#M34525</link>
      <description>&lt;P&gt;It is under this path: SDK_2_16_000_EVK-MIMXRT1060\components\flash\nand\semc&lt;/P&gt;
&lt;P&gt;You can check out the drivers provided in this folder.&lt;/P&gt;</description>
      <pubDate>Fri, 20 Jun 2025 02:50:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT106x-SEMC-NAND-Flash-examples/m-p/2119814#M34525</guid>
      <dc:creator>Gavin_Jia</dc:creator>
      <dc:date>2025-06-20T02:50:50Z</dc:date>
    </item>
  </channel>
</rss>

