<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX RT Crossover MCUsのトピックRT117x: which master can access CM4 TCM?</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT117x-which-master-can-access-CM4-TCM/m-p/1991385#M32535</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;First of all, it is necessary to list which masters are on the bus. Certainly CM7, CM4 and DMA are masters. What other masters are there?&lt;BR /&gt;USB has an internal DMA, right? So USB could be considered a master?&lt;BR /&gt;Does the same argument apply to ENET?&lt;/P&gt;&lt;P&gt;The TCM of CM4 is a slave on the bus right? Or not, since it communicates with the CM4 core via a dedicated bus?&lt;/P&gt;&lt;P&gt;In any case, the question is, which master can access CM4's TCM?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;best regards&lt;/P&gt;&lt;P&gt;Max&lt;/P&gt;</description>
    <pubDate>Sun, 10 Nov 2024 16:46:46 GMT</pubDate>
    <dc:creator>mastupristi</dc:creator>
    <dc:date>2024-11-10T16:46:46Z</dc:date>
    <item>
      <title>RT117x: which master can access CM4 TCM?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT117x-which-master-can-access-CM4-TCM/m-p/1991385#M32535</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;First of all, it is necessary to list which masters are on the bus. Certainly CM7, CM4 and DMA are masters. What other masters are there?&lt;BR /&gt;USB has an internal DMA, right? So USB could be considered a master?&lt;BR /&gt;Does the same argument apply to ENET?&lt;/P&gt;&lt;P&gt;The TCM of CM4 is a slave on the bus right? Or not, since it communicates with the CM4 core via a dedicated bus?&lt;/P&gt;&lt;P&gt;In any case, the question is, which master can access CM4's TCM?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;best regards&lt;/P&gt;&lt;P&gt;Max&lt;/P&gt;</description>
      <pubDate>Sun, 10 Nov 2024 16:46:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT117x-which-master-can-access-CM4-TCM/m-p/1991385#M32535</guid>
      <dc:creator>mastupristi</dc:creator>
      <dc:date>2024-11-10T16:46:46Z</dc:date>
    </item>
    <item>
      <title>Re: RT117x: which master can access CM4 TCM?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT117x-which-master-can-access-CM4-TCM/m-p/1995771#M32612</link>
      <description>&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;I found Figure 2.2 in the Ref Man:&lt;/P&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mastupristi_1-1731773697997.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/310889iD56C1002BC128846/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mastupristi_1-1731773697997.png" alt="mastupristi_1-1731773697997.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;It's not so simple to understand. I understand that the CM4's TCM can be accessed by eDMA, but not USB and ENET_1G, right?&lt;/P&gt;&lt;P&gt;This would also be confirmed by some tests I did on USB and &lt;A href="https://github.com/hathach/tinyusb/pull/2865#issuecomment-2453381145" target="_self"&gt;this github post&lt;/A&gt;&lt;/P&gt;&lt;P&gt;However, I have a working example where ENET_1G seems to be able to access the CM4's TCM. You can find it here: &lt;A href="https://community.nxp.com/pwmxy87654/attachments/pwmxy87654/imxrt/32611/4/evkbmimxrt1170_lwip_iperf_enet_qos_bm_cm4_ram.tar.bz2" target="_blank" rel="noopener"&gt;https://community.nxp.com/pwmxy87654/attachments/pwmxy87654/imxrt/32611/4/evkbmimxrt1170_lwip_iperf_enet_qos_bm_cm4_ram.tar.bz2&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Note that the RAM used in the example is exclusively TCM.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I think there needs to be a thorough explanation.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;best regards&lt;/P&gt;&lt;P&gt;Max&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 16 Nov 2024 16:46:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT117x-which-master-can-access-CM4-TCM/m-p/1995771#M32612</guid>
      <dc:creator>mastupristi</dc:creator>
      <dc:date>2024-11-16T16:46:47Z</dc:date>
    </item>
  </channel>
</rss>

