<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic 回复： RT1011 RAM espansion in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT1011-RAM-espansion/m-p/1861247#M30202</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/225874"&gt;@LuigiV&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your interest in NXP MIMXRT series!&lt;/P&gt;
&lt;P&gt;The RT1011 provides FlexRAM functionality to configure the RAM into different sizes of ITCM, DTCM and OCRAM at a granularity of 32 Kb. However, it does not provide a SEMC interface, we can consider using FlexSPI to connect HyperRAM or PSRAM to expand the space.&lt;/P&gt;
&lt;P&gt;You can refer to this application note:&amp;nbsp;&lt;A href="https://www.nxp.com/docs/en/nxp/application-notes/AN12239.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/nxp/application-notes/AN12239.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Gavin&lt;/P&gt;</description>
    <pubDate>Wed, 08 May 2024 08:25:25 GMT</pubDate>
    <dc:creator>Gavin_Jia</dc:creator>
    <dc:date>2024-05-08T08:25:25Z</dc:date>
    <item>
      <title>RT1011 RAM espansion</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT1011-RAM-espansion/m-p/1860276#M30168</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;is there a way to add RAM memory to a RT1011 processor ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Luiggi&lt;/P&gt;</description>
      <pubDate>Tue, 07 May 2024 07:24:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT1011-RAM-espansion/m-p/1860276#M30168</guid>
      <dc:creator>LuigiV</dc:creator>
      <dc:date>2024-05-07T07:24:14Z</dc:date>
    </item>
    <item>
      <title>回复： RT1011 RAM espansion</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT1011-RAM-espansion/m-p/1861247#M30202</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/225874"&gt;@LuigiV&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your interest in NXP MIMXRT series!&lt;/P&gt;
&lt;P&gt;The RT1011 provides FlexRAM functionality to configure the RAM into different sizes of ITCM, DTCM and OCRAM at a granularity of 32 Kb. However, it does not provide a SEMC interface, we can consider using FlexSPI to connect HyperRAM or PSRAM to expand the space.&lt;/P&gt;
&lt;P&gt;You can refer to this application note:&amp;nbsp;&lt;A href="https://www.nxp.com/docs/en/nxp/application-notes/AN12239.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/nxp/application-notes/AN12239.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Gavin&lt;/P&gt;</description>
      <pubDate>Wed, 08 May 2024 08:25:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT1011-RAM-espansion/m-p/1861247#M30202</guid>
      <dc:creator>Gavin_Jia</dc:creator>
      <dc:date>2024-05-08T08:25:25Z</dc:date>
    </item>
    <item>
      <title>回复： RT1011 RAM espansion</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT1011-RAM-espansion/m-p/1861252#M30204</link>
      <description>&lt;P&gt;Thank you Gavin !&lt;/P&gt;&lt;P&gt;Luigi&lt;/P&gt;</description>
      <pubDate>Wed, 08 May 2024 08:38:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/RT1011-RAM-espansion/m-p/1861252#M30204</guid>
      <dc:creator>LuigiV</dc:creator>
      <dc:date>2024-05-08T08:38:22Z</dc:date>
    </item>
  </channel>
</rss>

