<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: TEE for ARM Cortex-M7 based MCU in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1755557#M27527</link>
    <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/206649"&gt;@RaRo&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;Thanks for reply,&lt;/P&gt;&lt;P&gt;I imported the &lt;EM&gt;tee_core_fault&lt;/EM&gt; example code from&amp;nbsp;SDK_2.14.0_MIMXRT1160-EVK and able to understand the memory region for both domain 0 and domain 1. However, I could not understand how the system would be protected by configuring the&amp;nbsp;MPU.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Is this feature is same as ARM TrustZone configuration for ARM Cortex-M33?&lt;/P&gt;&lt;P&gt;If it is possible to protect the system by configuring the MPU for ARM Cortex-M3/M4/M7 based MCUs, then how does ARM trustzone differ from this?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Kindly let me know if you have any reference for that&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Balajikrishnan.G.S&lt;/P&gt;</description>
    <pubDate>Fri, 10 Nov 2023 10:17:35 GMT</pubDate>
    <dc:creator>gsbalajikrishnan</dc:creator>
    <dc:date>2023-11-10T10:17:35Z</dc:date>
    <item>
      <title>TEE for ARM Cortex-M7 based MCU</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1753242#M27469</link>
      <description>&lt;P&gt;Hello Team,&lt;/P&gt;&lt;P&gt;I'm working on a project using ARM Cortex-M7 based iMXRT1160 EVK board where i need to configure the Trusted Execution Environment (TEE), but i could not be able to do this. After that, i found that these architectures are not having (ARM Trust Zone) technology.&lt;/P&gt;&lt;P&gt;I worked on ARM-Cortex-M33 based iMXRT600 EVK and configured TEE using MCUXpresso Config Tool integrated with MCUXpresso IDE provided by NXP.&lt;/P&gt;&lt;P&gt;My question is how to add software level TEE implementation for ARM Cortex-M7 based MCUs?&lt;/P&gt;&lt;P&gt;Can I do this task using MCUXpresso config tool?&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;Balajikrishnan.G.S&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 07 Nov 2023 05:41:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1753242#M27469</guid>
      <dc:creator>gsbalajikrishnan</dc:creator>
      <dc:date>2023-11-07T05:41:26Z</dc:date>
    </item>
    <item>
      <title>Re: TEE for ARM Cortex-M7 based MCU</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1754389#M27493</link>
      <description>&lt;P class="lia-align-justify"&gt;Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/200116"&gt;@gsbalajikrishnan&lt;/a&gt;,&lt;/P&gt;
&lt;P class="lia-align-justify"&gt;Could you please download the SDK_2.14.0_MIMXRT1160-EVK? You could download it &lt;A href="https://mcuxpresso.nxp.com/en/welcome" target="_self"&gt;here&lt;/A&gt;.&lt;/P&gt;
&lt;P class="lia-align-justify"&gt;In the SDK there is an example of TEE implementation: &lt;EM&gt;tee_fault_core&lt;/EM&gt;. This project shows how to use the MCUXpresso Config Tools TEE tool. This project defines two domains, one memory region is not added to untrusted domain. User can input option to access the memory region from untrusted domain, this results to the fault.&lt;/P&gt;
&lt;P class="lia-align-justify"&gt;Also, you could use ConfigTools TEE tool to work with the Trusted Execution Environment (TEE).&lt;/P&gt;
&lt;P class="lia-align-justify"&gt;Best regards, Raul.&lt;/P&gt;</description>
      <pubDate>Wed, 08 Nov 2023 18:28:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1754389#M27493</guid>
      <dc:creator>RaRo</dc:creator>
      <dc:date>2023-11-08T18:28:18Z</dc:date>
    </item>
    <item>
      <title>Re: TEE for ARM Cortex-M7 based MCU</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1755557#M27527</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/206649"&gt;@RaRo&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;&lt;P&gt;Thanks for reply,&lt;/P&gt;&lt;P&gt;I imported the &lt;EM&gt;tee_core_fault&lt;/EM&gt; example code from&amp;nbsp;SDK_2.14.0_MIMXRT1160-EVK and able to understand the memory region for both domain 0 and domain 1. However, I could not understand how the system would be protected by configuring the&amp;nbsp;MPU.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Is this feature is same as ARM TrustZone configuration for ARM Cortex-M33?&lt;/P&gt;&lt;P&gt;If it is possible to protect the system by configuring the MPU for ARM Cortex-M3/M4/M7 based MCUs, then how does ARM trustzone differ from this?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Kindly let me know if you have any reference for that&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Balajikrishnan.G.S&lt;/P&gt;</description>
      <pubDate>Fri, 10 Nov 2023 10:17:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1755557#M27527</guid>
      <dc:creator>gsbalajikrishnan</dc:creator>
      <dc:date>2023-11-10T10:17:35Z</dc:date>
    </item>
    <item>
      <title>Re: TEE for ARM Cortex-M7 based MCU</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1755722#M27532</link>
      <description>&lt;P class="lia-align-justify"&gt;Hello &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/200116"&gt;@gsbalajikrishnan&lt;/a&gt;,&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P class="lia-align-justify"&gt;&lt;EM&gt;Is this feature is same as ARM TrustZone configuration for ARM Cortex-M33?&lt;/EM&gt;&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P class="lia-align-justify"&gt;According to the &lt;A href="https://www.nxp.com/design/software/development-software/mcuxpresso-software-and-tools-/mcuxpresso-integrated-development-environment-ide:MCUXpresso-IDE" target="_blank"&gt;MCUXpresso Config Tools User's Guide (IDE)&lt;/A&gt;: The RT11xx are RDC-enabled devices. You could check how the TEE tool changes between TrustZone and RDC-enabled devices in &lt;EM&gt;Section 7. Trusted Execution Environment Tool&lt;/EM&gt;.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P class="lia-align-justify"&gt;&lt;EM&gt;If it is possible to protect the system by configuring the MPU for ARM Cortex-M3/M4/M7 based MCUs, then how does ARM trustzone differ from this?&lt;/EM&gt;&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P class="lia-align-justify"&gt;Could you please take a look at the following information: &lt;A href="https://community.arm.com/support-forums/f/architectures-and-processors-forum/9053/mpu-vs-trustzone-m?ReplySortBy=CreatedDate&amp;amp;ReplySortOrder=Ascending" target="_blank"&gt;MPU vs TrustZone-M - Architectures and Processors forum - Support forums - Arm Community&lt;/A&gt;? There is explained the differences between them.&lt;/P&gt;
&lt;P class="lia-align-justify"&gt;Best regards, Raul.&lt;/P&gt;</description>
      <pubDate>Fri, 10 Nov 2023 16:55:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/TEE-for-ARM-Cortex-M7-based-MCU/m-p/1755722#M27532</guid>
      <dc:creator>RaRo</dc:creator>
      <dc:date>2023-11-10T16:55:59Z</dc:date>
    </item>
  </channel>
</rss>

