<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX RT Crossover MCUsのトピックRe: How to select Chip Select Pin?</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1717504#M26687</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/134631"&gt;@john71&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Take a look into the "pin_mux.c" file of the demo project. Under "BOARD_InitPins", you will see the configuration of all of the used pins, including the FlexSPI pins and more specifically the SS pin. This is where the demo project configures the&amp;nbsp;&lt;SPAN&gt;A_SS0_B to be used as chip select for FlexSPI, using&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;PRE&gt;&lt;SPAN&gt;IOMUXC_SetPinMux(IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B, 1U);&lt;BR /&gt;&lt;/SPAN&gt;&lt;/PRE&gt;
&lt;P&gt;&lt;SPAN&gt;and&lt;/SPAN&gt;&lt;/P&gt;
&lt;PRE&gt;&lt;SPAN&gt;IOMUXC_SetPinConfig(IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B, 0x0AU);&lt;/SPAN&gt;&lt;/PRE&gt;
&lt;P&gt;&lt;SPAN&gt;BR,&lt;BR /&gt;Edwin.&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Tue, 05 Sep 2023 22:15:23 GMT</pubDate>
    <dc:creator>EdwinHz</dc:creator>
    <dc:date>2023-09-05T22:15:23Z</dc:date>
    <item>
      <title>How to select Chip Select Pin?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1716469#M26664</link>
      <description>&lt;P&gt;I have a custom board with&amp;nbsp; &lt;SPAN class=""&gt;i.MX RT1170.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;And pinout&lt;/SPAN&gt;&lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="96px"&gt;&lt;SPAN class=""&gt;FLEXSPI1 &lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="96px"&gt;&lt;SPAN class=""&gt;4 bit &lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="96px"&gt;&lt;SPAN class=""&gt;A_DATA0 -&lt;BR /&gt;A_DATA3&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="96px"&gt;&lt;SPAN class=""&gt;Single QSPI&lt;BR /&gt;chip support (1b,&lt;BR /&gt;2b,4b)&lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="97px"&gt;&lt;SPAN class=""&gt;Up to 2 &lt;/SPAN&gt;&lt;/TD&gt;&lt;TD width="94px"&gt;&lt;SPAN class=""&gt;A_SS0_B,&lt;BR /&gt;A_SS1_B&lt;/SPAN&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;SPAN class=""&gt;But the chip select pin is routed to&amp;nbsp;A_SS1_B. The demo project (evkmimxrt1170_flexspi_nor_polling_transfer_cm7) operates other chip select pin -&amp;nbsp;A_SS0_B. How can I change the default chip select configuration?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 04 Sep 2023 11:22:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1716469#M26664</guid>
      <dc:creator>john71</dc:creator>
      <dc:date>2023-09-04T11:22:16Z</dc:date>
    </item>
    <item>
      <title>Re: How to select Chip Select Pin?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1717504#M26687</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/134631"&gt;@john71&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Take a look into the "pin_mux.c" file of the demo project. Under "BOARD_InitPins", you will see the configuration of all of the used pins, including the FlexSPI pins and more specifically the SS pin. This is where the demo project configures the&amp;nbsp;&lt;SPAN&gt;A_SS0_B to be used as chip select for FlexSPI, using&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;PRE&gt;&lt;SPAN&gt;IOMUXC_SetPinMux(IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B, 1U);&lt;BR /&gt;&lt;/SPAN&gt;&lt;/PRE&gt;
&lt;P&gt;&lt;SPAN&gt;and&lt;/SPAN&gt;&lt;/P&gt;
&lt;PRE&gt;&lt;SPAN&gt;IOMUXC_SetPinConfig(IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B, 0x0AU);&lt;/SPAN&gt;&lt;/PRE&gt;
&lt;P&gt;&lt;SPAN&gt;BR,&lt;BR /&gt;Edwin.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 05 Sep 2023 22:15:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1717504#M26687</guid>
      <dc:creator>EdwinHz</dc:creator>
      <dc:date>2023-09-05T22:15:23Z</dc:date>
    </item>
    <item>
      <title>Re: How to select Chip Select Pin?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1717867#M26698</link>
      <description>&lt;P&gt;Thank you. But even if I configure it to other pin (on hardware level)&lt;/P&gt;&lt;P&gt;(&lt;SPAN&gt;FLEXSPI1_A_SS1 instead of&amp;nbsp;FLEXSPI1_A_SS0)&lt;/SPAN&gt;&lt;/P&gt;&lt;PRE&gt;&lt;SPAN&gt;IOMUXC_SetPinMux(IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS1_B, 1U);&lt;/SPAN&gt;&lt;/PRE&gt;&lt;P&gt;&amp;nbsp;on the software level - the program refers to&amp;nbsp;&lt;SPAN&gt;FLEXSPI1_A_SS0. as I understand (from the data sheet) a flash address loaded to&amp;nbsp; &lt;SPAN class=""&gt;(&lt;/SPAN&gt;&lt;SPAN class=""&gt;FLSHxCR0[FLSHSZ]&lt;/SPAN&gt;&lt;SPAN class=""&gt;)&lt;/SPAN&gt;&amp;nbsp;dictates which SS to operate.&lt;/SPAN&gt;&lt;/P&gt;&lt;BLOCKQUOTE&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN class=""&gt;A flash chip select. The flash memory access address and flash memory size setting&lt;BR /&gt;(&lt;/SPAN&gt;&lt;SPAN class=""&gt;FLSHxCR0[FLSHSZ]&lt;/SPAN&gt;&lt;SPAN class=""&gt;) determine the chip select&lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;</description>
      <pubDate>Wed, 06 Sep 2023 08:14:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1717867#M26698</guid>
      <dc:creator>john71</dc:creator>
      <dc:date>2023-09-06T08:14:56Z</dc:date>
    </item>
    <item>
      <title>Re: How to select Chip Select Pin?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1718271#M26705</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/134631"&gt;@john71&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I understand now. As mentioned on the RM: The "FlexSPI configuration depends on the chip configuration". In other words, it is the chip arrangement that will determine the FlexSPI module's configuration and connections.&lt;/P&gt;
&lt;P&gt;To exemplify this, I am using the peripherals tool. Since I am yet to route each of module's signals to a pin, the tool gives me a warning of the pins the module is expecting to use. When setting up the FlexSPI1 module, I am able to select what port of the FlexSPI I will use. Notice how changing the operation port automatically changes the CS pin that the tool expects me to route:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="EdwinHz_0-1694038945840.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/239880i80B0471498801650/image-size/large?v=v2&amp;amp;px=999" role="button" title="EdwinHz_0-1694038945840.png" alt="EdwinHz_0-1694038945840.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="EdwinHz_1-1694039237414.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/239881i4117C7737BD2F248/image-size/large?v=v2&amp;amp;px=999" role="button" title="EdwinHz_1-1694039237414.png" alt="EdwinHz_1-1694039237414.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="EdwinHz_2-1694039260864.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/239882iDD2052660E669789/image-size/large?v=v2&amp;amp;px=999" role="button" title="EdwinHz_2-1694039260864.png" alt="EdwinHz_2-1694039260864.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;This exemplifies that the SS is determined by the port configuration. Since the&amp;nbsp;&lt;SPAN&gt;evkmimxrt1170_flexspi_nor_polling_transfer_cm7 defines the flash port as port A1, it will use A_SS0_B.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="EdwinHz_3-1694039632849.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/239884i8E02E9A00F7BA9B5/image-size/large?v=v2&amp;amp;px=999" role="button" title="EdwinHz_3-1694039632849.png" alt="EdwinHz_3-1694039632849.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;I hope this clears things up.&lt;/P&gt;
&lt;P&gt;BR,&lt;BR /&gt;Edwin.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 06 Sep 2023 22:39:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1718271#M26705</guid>
      <dc:creator>EdwinHz</dc:creator>
      <dc:date>2023-09-06T22:39:14Z</dc:date>
    </item>
    <item>
      <title>Re: How to select Chip Select Pin?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1719853#M26734</link>
      <description>&lt;P&gt;Thank you.&lt;/P&gt;</description>
      <pubDate>Sun, 10 Sep 2023 08:41:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/How-to-select-Chip-Select-Pin/m-p/1719853#M26734</guid>
      <dc:creator>john71</dc:creator>
      <dc:date>2023-09-10T08:41:36Z</dc:date>
    </item>
  </channel>
</rss>

