<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Create interrupt when FLEXIO shifting complete in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Create-interrupt-when-FLEXIO-shifting-complete/m-p/1630103#M24497</link>
    <description>&lt;P&gt;I tried using a second timer (Timer1) to count-down the edges, hoping to produce an interrupt when Timer1 gets to zero.&lt;/P&gt;&lt;P&gt;However, I didn't get an interrupt and introduced a side-effect I don't understand!&lt;/P&gt;&lt;P&gt;Image "FlexIO_interrupt_Timer1Disabled" shows the activity coming from FLEXIO2.&amp;nbsp; &amp;nbsp;This is the output I expect.&amp;nbsp; &amp;nbsp;The configuration of Timer0 (which drives the shift clock) is shown in image "FlexIO_interrupt_Timer0Config".&amp;nbsp; &amp;nbsp;(I'm parallel shifting 4-bit items using Timer0 as the shift clock.)&lt;/P&gt;&lt;P&gt;Image "FlexIO_interrupt_Timer1Config" shows the configuration for Timer1.&amp;nbsp; &amp;nbsp;My intent is to count down the shifts (edges) from Timer0, expecting an interrupt when the count gets down to 0.&amp;nbsp; &amp;nbsp; &amp;nbsp; I added an output pin to monitor what is happening.&amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;Image "FlexIO_interrupt_Timer1Enabled" shows the results.&amp;nbsp; &amp;nbsp; The trace labeled FlexIO_TIM1 shows the low-going pulse when the counter should reach zero, but no interrupt is detected.&amp;nbsp; &amp;nbsp; But I also&amp;nbsp; see some additional clocks from Timer0 (and associated shifting on the shifter outputs)!&lt;/P&gt;&lt;P&gt;I've read every app note, posting, manual I can find trying to understand how this peripheral works, but clearly I don't understand what is happening...&lt;/P&gt;&lt;P&gt;Suggestions???&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
    <pubDate>Sat, 08 Apr 2023 21:56:15 GMT</pubDate>
    <dc:creator>CktDesigner</dc:creator>
    <dc:date>2023-04-08T21:56:15Z</dc:date>
    <item>
      <title>Create interrupt when FLEXIO shifting complete</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Create-interrupt-when-FLEXIO-shifting-complete/m-p/1630014#M24494</link>
      <description>&lt;P&gt;I'm using imxrt1060-EVKB and MCUXpresso (v11.7.0) along with SDK (v2.13.0).&lt;/P&gt;&lt;P&gt;FLEXIO2 is configured to shift 4-bit values and provides the expected output (The 4-bit values show up at the assigned pins with a clock on a fifth pin.).&lt;/P&gt;&lt;P&gt;I'd like to get an interrupt when the shifting has completed.&amp;nbsp; &amp;nbsp; I can see a DMA interrupt when the DMA finishes fetching data in the major loop, but that is before the shifter has completed shifting the data out.&lt;/P&gt;&lt;P&gt;The only shifter interrupt I can see is when a clock edge is seen, but to know when the shifter has completed, these would have to be counted (which seems like a lot of overhead!).&amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;I read a posting that suggested using another timer, so I configured one to set when the shifter enabled and reset when the shifter was disabled, producing the signal shown in the diagram.&amp;nbsp; &amp;nbsp; But the only way to create an interrupt seems to be to route the pin out and back (through the xbar?) to an interrupt source.&amp;nbsp; &amp;nbsp;I didn't see a way to do this internally (within the FLEXIO module).&lt;/P&gt;&lt;P&gt;Is there an easier way to do this?&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 07 Apr 2023 20:46:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Create-interrupt-when-FLEXIO-shifting-complete/m-p/1630014#M24494</guid>
      <dc:creator>CktDesigner</dc:creator>
      <dc:date>2023-04-07T20:46:20Z</dc:date>
    </item>
    <item>
      <title>Re: Create interrupt when FLEXIO shifting complete</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Create-interrupt-when-FLEXIO-shifting-complete/m-p/1630103#M24497</link>
      <description>&lt;P&gt;I tried using a second timer (Timer1) to count-down the edges, hoping to produce an interrupt when Timer1 gets to zero.&lt;/P&gt;&lt;P&gt;However, I didn't get an interrupt and introduced a side-effect I don't understand!&lt;/P&gt;&lt;P&gt;Image "FlexIO_interrupt_Timer1Disabled" shows the activity coming from FLEXIO2.&amp;nbsp; &amp;nbsp;This is the output I expect.&amp;nbsp; &amp;nbsp;The configuration of Timer0 (which drives the shift clock) is shown in image "FlexIO_interrupt_Timer0Config".&amp;nbsp; &amp;nbsp;(I'm parallel shifting 4-bit items using Timer0 as the shift clock.)&lt;/P&gt;&lt;P&gt;Image "FlexIO_interrupt_Timer1Config" shows the configuration for Timer1.&amp;nbsp; &amp;nbsp;My intent is to count down the shifts (edges) from Timer0, expecting an interrupt when the count gets down to 0.&amp;nbsp; &amp;nbsp; &amp;nbsp; I added an output pin to monitor what is happening.&amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;Image "FlexIO_interrupt_Timer1Enabled" shows the results.&amp;nbsp; &amp;nbsp; The trace labeled FlexIO_TIM1 shows the low-going pulse when the counter should reach zero, but no interrupt is detected.&amp;nbsp; &amp;nbsp; But I also&amp;nbsp; see some additional clocks from Timer0 (and associated shifting on the shifter outputs)!&lt;/P&gt;&lt;P&gt;I've read every app note, posting, manual I can find trying to understand how this peripheral works, but clearly I don't understand what is happening...&lt;/P&gt;&lt;P&gt;Suggestions???&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
      <pubDate>Sat, 08 Apr 2023 21:56:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Create-interrupt-when-FLEXIO-shifting-complete/m-p/1630103#M24497</guid>
      <dc:creator>CktDesigner</dc:creator>
      <dc:date>2023-04-08T21:56:15Z</dc:date>
    </item>
  </channel>
</rss>

