<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic HardFault exception on cortex M7 for iMXRT1170 in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/HardFault-exception-on-cortex-M7-for-iMXRT1170/m-p/1615827#M24142</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Thanks in advance.&lt;/P&gt;&lt;P&gt;We are using FreeRTOS and LwIP network stack, for initial testing we build and run the code in MCUXpresso IDE (from NXP), it is working fine with IP allocation and tcp server-client communication.&lt;/P&gt;&lt;P&gt;Now we have ported our project into IAR EW, but when we run the code, it hangs into the HardFault exception. We debugged into the code for LwIP functionality, and we got one code line where it gets stucks (from where it goes to HardFault exception). Below is the image from IAR EW for the error.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="IAR_CodeLine.png" style="width: 587px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/214747iC595A669AF4E18ED/image-dimensions/587x263?v=v2" width="587" height="263" role="button" title="IAR_CodeLine.png" alt="IAR_CodeLine.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;DIV&gt;The code line is performing only the assignment operation from one struct to another struct variable.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Can anyone tell us why it is causing the exception? Is it because of memory alignment or structure packing or anything which is compiler or RTOS specific?&lt;/DIV&gt;</description>
    <pubDate>Wed, 15 Mar 2023 14:06:08 GMT</pubDate>
    <dc:creator>pratiknaphade2</dc:creator>
    <dc:date>2023-03-15T14:06:08Z</dc:date>
    <item>
      <title>HardFault exception on cortex M7 for iMXRT1170</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/HardFault-exception-on-cortex-M7-for-iMXRT1170/m-p/1615827#M24142</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Thanks in advance.&lt;/P&gt;&lt;P&gt;We are using FreeRTOS and LwIP network stack, for initial testing we build and run the code in MCUXpresso IDE (from NXP), it is working fine with IP allocation and tcp server-client communication.&lt;/P&gt;&lt;P&gt;Now we have ported our project into IAR EW, but when we run the code, it hangs into the HardFault exception. We debugged into the code for LwIP functionality, and we got one code line where it gets stucks (from where it goes to HardFault exception). Below is the image from IAR EW for the error.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="IAR_CodeLine.png" style="width: 587px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/214747iC595A669AF4E18ED/image-dimensions/587x263?v=v2" width="587" height="263" role="button" title="IAR_CodeLine.png" alt="IAR_CodeLine.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;DIV&gt;The code line is performing only the assignment operation from one struct to another struct variable.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Can anyone tell us why it is causing the exception? Is it because of memory alignment or structure packing or anything which is compiler or RTOS specific?&lt;/DIV&gt;</description>
      <pubDate>Wed, 15 Mar 2023 14:06:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/HardFault-exception-on-cortex-M7-for-iMXRT1170/m-p/1615827#M24142</guid>
      <dc:creator>pratiknaphade2</dc:creator>
      <dc:date>2023-03-15T14:06:08Z</dc:date>
    </item>
    <item>
      <title>Re: HardFault exception on cortex M7 for iMXRT1170</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/HardFault-exception-on-cortex-M7-for-iMXRT1170/m-p/1617148#M24166</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/209319"&gt;@pratiknaphade2&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I am following your questions over this &lt;A href="https://community.nxp.com/t5/i-MX-RT/LwIP-USB-RNDIS-in-IAR-EW-for-iMXRT-mpu/m-p/1612576/highlight/false#M24055" target="_self"&gt;thread&lt;/A&gt; , which I understand is about the same issue.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Could you help me to take a look?&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thanks&lt;/P&gt;
&lt;P&gt;Diego&lt;/P&gt;</description>
      <pubDate>Thu, 16 Mar 2023 22:40:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/HardFault-exception-on-cortex-M7-for-iMXRT1170/m-p/1617148#M24166</guid>
      <dc:creator>diego_charles</dc:creator>
      <dc:date>2023-03-16T22:40:53Z</dc:date>
    </item>
  </channel>
</rss>

