<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic 回复： ADC_ETC CFG Problem in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548202#M22343</link>
    <description>&lt;P&gt;Got it.&lt;/P&gt;
&lt;P&gt;If possible, Could you post your project here?&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I would like to double check if I have the same issue.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 03 Nov 2022 09:19:54 GMT</pubDate>
    <dc:creator>Hui_Ma</dc:creator>
    <dc:date>2022-11-03T09:19:54Z</dc:date>
    <item>
      <title>ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1543163#M22200</link>
      <description>&lt;P&gt;HI：NXP&amp;nbsp;&lt;SPAN&gt;Technical support&lt;/SPAN&gt;&lt;BR /&gt;I need to consult you about the configuration of ADC_ETC. Now I want to configure an ADC to detect the battery voltage. I use RT1176 microcontroller, and the pin I use is GPIO_AD_34(J16), which has many reuse functions. Now I use the route IOMUXC_GPIO_AD_34_XBAR1_INOUT18, and enable the related configuration, but I find that it is possible to enter ADC interrupt, but read the data is always 0, so I suspect that there is something wrong with my configuration, but I can't find it, you can help me to let me know where the configuration is wrong. Nearby will give me my ADC&lt;/P&gt;&lt;P&gt;Here is my code：&lt;/P&gt;&lt;P&gt;#define DEMO_ADC_BASE LPADC1&lt;BR /&gt;#define DEMO_ADC_USER_CHANNEL 0U&lt;BR /&gt;#define DEMO_ADC_USER_CMDID 1U&lt;BR /&gt;#define DEMO_ADC_CHANNEL_GROUP 0U&lt;/P&gt;&lt;P&gt;#define DEMO_ADC_ETC_BASE ADC_ETC&lt;BR /&gt;#define DEMO_ADC_ETC_TRIGGER_GROUP 3U&lt;BR /&gt;#define DEMO_ADC_ETC_CHANNEL 1U&lt;BR /&gt;#define DEMO_ADC_ETC_DONE0_Handler ADC_ETC_IRQ0_IRQHandler&lt;/P&gt;&lt;P&gt;void ADC_ETC_Configuration(void)&lt;BR /&gt;{&lt;BR /&gt;adc_etc_config_t adcEtcConfig;&lt;BR /&gt;adc_etc_trigger_config_t adcEtcTriggerConfig;&lt;BR /&gt;adc_etc_trigger_chain_config_t adcEtcTriggerChainConfig;&lt;/P&gt;&lt;P&gt;/* Initialize the ADC_ETC. */&lt;BR /&gt;ADC_ETC_GetDefaultConfig(&amp;amp;adcEtcConfig);&lt;BR /&gt;adcEtcConfig.XBARtriggerMask = 0x08U; /* Enable the external XBAR trigger3. */&lt;BR /&gt;ADC_ETC_Init(DEMO_ADC_ETC_BASE, &amp;amp;adcEtcConfig);&lt;/P&gt;&lt;P&gt;/* Set the external XBAR trigger0 configuration. */&lt;BR /&gt;adcEtcTriggerConfig.enableSyncMode = false;&lt;BR /&gt;adcEtcTriggerConfig.enableSWTriggerMode = true;&lt;BR /&gt;adcEtcTriggerConfig.triggerChainLength = 0U; /* Chain length 1. */&lt;BR /&gt;adcEtcTriggerConfig.triggerPriority = 0U;&lt;BR /&gt;adcEtcTriggerConfig.sampleIntervalDelay = 0U;&lt;BR /&gt;adcEtcTriggerConfig.initialDelay = 0U;&lt;BR /&gt;ADC_ETC_SetTriggerConfig(DEMO_ADC_ETC_BASE, DEMO_ADC_ETC_TRIGGER_GROUP, &amp;amp;adcEtcTriggerConfig);&lt;/P&gt;&lt;P&gt;/* Set the external XBAR trigger0 chain0 configuration. */&lt;BR /&gt;adcEtcTriggerChainConfig.enableB2BMode = false;&lt;BR /&gt;adcEtcTriggerChainConfig.ADCHCRegisterSelect = 1U &amp;lt;&amp;lt; DEMO_ADC_CHANNEL_GROUP; /* Select ADC_HC0 register to trigger. */&lt;BR /&gt;adcEtcTriggerChainConfig.ADCChannelSelect = DEMO_ADC_ETC_CHANNEL; /* ADC_HC0 will be triggered to sample Corresponding channel. */&lt;BR /&gt;adcEtcTriggerChainConfig.InterruptEnable = kADC_ETC_Done0InterruptEnable; /* Enable the Done0 interrupt. */&lt;BR /&gt;#if defined(FSL_FEATURE_ADC_ETC_HAS_TRIGm_CHAIN_a_b_IEn_EN) &amp;amp;&amp;amp; FSL_FEATURE_ADC_ETC_HAS_TRIGm_CHAIN_a_b_IEn_EN&lt;BR /&gt;adcEtcTriggerChainConfig.enableIrq = true; /* Enable the IRQ. */&lt;BR /&gt;#endif /* FSL_FEATURE_ADC_ETC_HAS_TRIGm_CHAIN_a_b_IEn_EN */&lt;BR /&gt;/* Configure the trigger group chain 0. */&lt;BR /&gt;ADC_ETC_SetTriggerChainConfig(DEMO_ADC_ETC_BASE, DEMO_ADC_ETC_TRIGGER_GROUP, 0U, &amp;amp;adcEtcTriggerChainConfig);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;void LPADC_Configuration(void)&lt;BR /&gt;{&lt;BR /&gt;lpadc_config_t lpadcConfig;&lt;BR /&gt;lpadc_conv_command_config_t lpadcCommandConfig;&lt;BR /&gt;lpadc_conv_trigger_config_t lpadcTriggerConfig;&lt;/P&gt;&lt;P&gt;/* Initialize the ADC module. */&lt;BR /&gt;LPADC_GetDefaultConfig(&amp;amp;lpadcConfig);&lt;BR /&gt;LPADC_Init(DEMO_ADC_BASE, &amp;amp;lpadcConfig);&lt;/P&gt;&lt;P&gt;#if (defined(FSL_FEATURE_LPADC_HAS_CFG_CALOFS) &amp;amp;&amp;amp; FSL_FEATURE_LPADC_HAS_CFG_CALOFS)&lt;BR /&gt;/* Do offset calibration. */&lt;BR /&gt;LPADC_DoOffsetCalibration(DEMO_ADC_BASE, SystemCoreClock);&lt;BR /&gt;#endif /* FSL_FEATURE_LPADC_HAS_CFG_CALOFS */&lt;/P&gt;&lt;P&gt;/* Set conversion CMD configuration. */&lt;BR /&gt;LPADC_GetDefaultConvCommandConfig(&amp;amp;lpadcCommandConfig);&lt;BR /&gt;lpadcCommandConfig.channelNumber = DEMO_ADC_USER_CHANNEL;&lt;BR /&gt;LPADC_SetConvCommandConfig(DEMO_ADC_BASE, DEMO_ADC_USER_CMDID, &amp;amp;lpadcCommandConfig);&lt;/P&gt;&lt;P&gt;/* Set trigger configuration. */&lt;BR /&gt;LPADC_GetDefaultConvTriggerConfig(&amp;amp;lpadcTriggerConfig);&lt;BR /&gt;lpadcTriggerConfig.targetCommandId = DEMO_ADC_USER_CMDID;&lt;BR /&gt;lpadcTriggerConfig.enableHardwareTrigger = true;&lt;BR /&gt;LPADC_SetConvTriggerConfig(DEMO_ADC_BASE, 0U, &amp;amp;lpadcTriggerConfig);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;void DEMO_ADC_ETC_DONE0_Handler(void)&lt;BR /&gt;{&lt;BR /&gt;ADC_ETC_ClearInterruptStatusFlags(DEMO_ADC_ETC_BASE, kADC_ETC_Trg3TriggerSource, kADC_ETC_Done0StatusFlagMask);&lt;BR /&gt;g_AdcConversionDoneFlag = true;&lt;BR /&gt;/* Get result from the trigger source chain 0. */&lt;BR /&gt;g_AdcConversionValue = ADC_ETC_GetADCConversionValue(DEMO_ADC_ETC_BASE, DEMO_ADC_ETC_TRIGGER_GROUP, 1U);&lt;BR /&gt;__DSB();&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;while (1)&lt;BR /&gt;{&lt;/P&gt;&lt;P&gt;g_AdcConversionDoneFlag = false;&lt;BR /&gt;PRINTF("Press any key to get user channel's ADC value.\r\n");&lt;BR /&gt;GETCHAR();&lt;BR /&gt;ADC_ETC_DoSoftwareTrigger(DEMO_ADC_ETC_BASE, DEMO_ADC_ETC_TRIGGER_GROUP); /* Do software XBAR trigger3. */&lt;BR /&gt;while (!g_AdcConversionDoneFlag)&lt;BR /&gt;{&lt;BR /&gt;}&lt;BR /&gt;PRINTF("ADC conversion value is %d\r\n", g_AdcConversionValue);&lt;BR /&gt;}&lt;/P&gt;</description>
      <pubDate>Tue, 25 Oct 2022 06:38:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1543163#M22200</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-10-25T06:38:21Z</dc:date>
    </item>
    <item>
      <title>Re: ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1544814#M22228</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Have you run the &lt;A href="https://www.nxp.com/design/software/development-software/mcuxpresso-software-and-tools-/mcuxpresso-software-development-kit-sdk:MCUXpresso-SDK" target="_self"&gt;MCUXpresso SDK&lt;/A&gt; &amp;lt;adc_etc_software_trigger&amp;gt; example for RT1170 EVK board?&lt;/P&gt;
&lt;P&gt;If that demo runs normally with your board?&lt;/P&gt;
&lt;P&gt;Mike&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 27 Oct 2022 07:37:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1544814#M22228</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-10-27T07:37:11Z</dc:date>
    </item>
    <item>
      <title>Re: ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1545601#M22256</link>
      <description>&lt;P&gt;DEMO ADC ETC is OK ,&amp;nbsp;&lt;SPAN&gt;DEMO is one way to collect, and I use two ways. I have already told me which two ways to use, so I want to ask NXP technical support to check whether I made a mistake in configuration&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 28 Oct 2022 08:57:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1545601#M22256</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-10-28T08:57:25Z</dc:date>
    </item>
    <item>
      <title>Re: ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1546168#M22280</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;The GPIO_AD_34 pin default function is GPIO pin. Please set pin to XBAR1_INOUT18 at &amp;lt;pin_mux.c&amp;gt; file's BOARD_InitPins() function.&lt;/P&gt;
&lt;P&gt;Wish it helps.&lt;/P&gt;
&lt;P&gt;Mike&lt;/P&gt;</description>
      <pubDate>Mon, 31 Oct 2022 08:05:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1546168#M22280</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-10-31T08:05:43Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1546528#M22288</link>
      <description>&lt;P&gt;Hi：NXP&amp;nbsp;&lt;SPAN&gt;TechSupport，Another problem I have is that I am using the LPADC module，&lt;/SPAN&gt;&lt;SPAN&gt;I used the ADC1 [N13] GPIO_AD_06 CHANNEL0 and [P17] GPIO_AD_12 CHANNEL3 of the LPADC module, and I found that the ADC value of CHANNEL0 is correct, and the ADC value of CHANNEL3 is always 4095.&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;But I'm using SDK_2_12_1_MIMXRT1170-EVK.zip SDK, so I think there may be something wrong with my configuration. Could you please help me check it&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;Here is my configuration&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;const lpadc_config_t LPADC1_config = {&lt;BR /&gt;.enableInDozeMode = true,&lt;BR /&gt;.enableAnalogPreliminary = false,&lt;BR /&gt;.powerUpDelay = 0x80UL,&lt;BR /&gt;.referenceVoltageSource = kLPADC_ReferenceVoltageAlt2,&lt;BR /&gt;.powerLevelMode = kLPADC_PowerLevelAlt1,&lt;BR /&gt;.triggerPriorityPolicy = kLPADC_TriggerPriorityPreemptImmediately,&lt;BR /&gt;.enableConvPause = false,&lt;BR /&gt;.convPauseDelay = 0UL,&lt;BR /&gt;.FIFOWatermark = 0UL,&lt;BR /&gt;};&lt;BR /&gt;lpadc_conv_command_config_t LPADC1_commandsConfig[2] = {&lt;BR /&gt;{&lt;BR /&gt;.sampleScaleMode = kLPADC_SampleFullScale,&lt;BR /&gt;.sampleChannelMode = kLPADC_SampleChannelSingleEndSideA,&lt;BR /&gt;.channelNumber = 0U,&lt;BR /&gt;.chainedNextCommandNumber = 2,&lt;BR /&gt;.enableAutoChannelIncrement = false,&lt;BR /&gt;.loopCount = 0UL,&lt;BR /&gt;.hardwareAverageMode = kLPADC_HardwareAverageCount1,&lt;BR /&gt;.sampleTimeMode = kLPADC_SampleTimeADCK3,&lt;BR /&gt;.hardwareCompareMode = kLPADC_HardwareCompareDisabled,&lt;BR /&gt;.hardwareCompareValueHigh = 0UL,&lt;BR /&gt;.hardwareCompareValueLow = 0UL,&lt;BR /&gt;},&lt;BR /&gt;{&lt;BR /&gt;.sampleScaleMode = kLPADC_SampleFullScale,&lt;BR /&gt;.sampleChannelMode = kLPADC_SampleChannelSingleEndSideA,&lt;BR /&gt;.channelNumber = 3U,&lt;BR /&gt;.chainedNextCommandNumber = 0,&lt;BR /&gt;.enableAutoChannelIncrement = false,&lt;BR /&gt;.loopCount = 0UL,&lt;BR /&gt;.hardwareAverageMode = kLPADC_HardwareAverageCount1,&lt;BR /&gt;.sampleTimeMode = kLPADC_SampleTimeADCK3,&lt;BR /&gt;.hardwareCompareMode = kLPADC_HardwareCompareDisabled,&lt;BR /&gt;.hardwareCompareValueHigh = 0UL,&lt;BR /&gt;.hardwareCompareValueLow = 0UL,&lt;BR /&gt;}&lt;BR /&gt;};&lt;BR /&gt;lpadc_conv_trigger_config_t LPADC1_triggersConfig[2] = {&lt;BR /&gt;{&lt;BR /&gt;.targetCommandId = 1,&lt;BR /&gt;.delayPower = 0UL,&lt;BR /&gt;.priority = 1,&lt;BR /&gt;.enableHardwareTrigger = true&lt;BR /&gt;},&lt;BR /&gt;{&lt;BR /&gt;.targetCommandId = 2,&lt;BR /&gt;.delayPower = 0UL,&lt;BR /&gt;.priority = 1,&lt;BR /&gt;.enableHardwareTrigger = false&lt;BR /&gt;}&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;static void LPADC1_init(void) {&lt;BR /&gt;/* Initialize LPADC converter */&lt;BR /&gt;LPADC_Init(LPADC1_PERIPHERAL, &amp;amp;LPADC1_config);&lt;BR /&gt;/* Configure conversion command 1. */&lt;BR /&gt;LPADC_SetConvCommandConfig(LPADC1_PERIPHERAL, 1, &amp;amp;LPADC1_commandsConfig[0]);&lt;BR /&gt;/* Configure conversion command 2. */&lt;BR /&gt;LPADC_SetConvCommandConfig(LPADC1_PERIPHERAL, 2, &amp;amp;LPADC1_commandsConfig[1]);&lt;BR /&gt;/* Configure trigger 0. */&lt;BR /&gt;LPADC_SetConvTriggerConfig(LPADC1_PERIPHERAL, 0, &amp;amp;LPADC1_triggersConfig[0]);&lt;BR /&gt;/* Configure trigger 1. */&lt;BR /&gt;LPADC_SetConvTriggerConfig(LPADC1_PERIPHERAL, 1, &amp;amp;LPADC1_triggersConfig[1]);&lt;BR /&gt;/* Interrupt vector ADC1_IRQn priority settings in the NVIC. */&lt;BR /&gt;NVIC_SetPriority(LPADC1_IRQN, LPADC1_IRQ_PRIORITY);&lt;BR /&gt;/* Enable interrupts from LPADC */&lt;BR /&gt;LPADC_EnableInterrupts(LPADC1_PERIPHERAL, (kLPADC_FIFOWatermarkInterruptEnable));&lt;BR /&gt;/* Enable interrupt ADC1_IRQn request in the NVIC. */&lt;BR /&gt;EnableIRQ(LPADC1_IRQN);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;void DEMO_LPADC_IRQ_HANDLER_FUNC(void)&lt;BR /&gt;{&lt;BR /&gt;#if 0&lt;BR /&gt;ADC_ETC_ClearInterruptStatusFlags(DEMO_ADC_ETC_BASE, kADC_ETC_Trg0TriggerSource, kADC_ETC_Done0StatusFlagMask);&lt;BR /&gt;g_AdcConversionDoneFlag = true;&lt;BR /&gt;/* Get result from the trigger source chain 0. */&lt;BR /&gt;g_AdcConversionValue[0] = ADC_ETC_GetADCConversionValue(DEMO_ADC_ETC_BASE, DEMO_ADC_ETC_TRIGGER_GROUP, 0U);&lt;BR /&gt;g_AdcConversionValue[1] = ADC_ETC_GetADCConversionValue(DEMO_ADC_ETC_BASE, DEMO_ADC_ETC_TRIGGER_GROUP, 3U);&lt;BR /&gt;__DSB();&lt;BR /&gt;#else&lt;BR /&gt;g_LpadcInterruptCounter++;&lt;BR /&gt;#if (defined(FSL_FEATURE_LPADC_FIFO_COUNT) &amp;amp;&amp;amp; (FSL_FEATURE_LPADC_FIFO_COUNT == 2U))&lt;BR /&gt;if (LPADC_GetConvResult(DEMO_LPADC_BASE, &amp;amp;g_LpadcResultConfigStruct, 0U))&lt;BR /&gt;#else&lt;BR /&gt;if (LPADC_GetConvResult(DEMO_LPADC_BASE, &amp;amp;g_LpadcResultConfigStruct))&lt;BR /&gt;#endif /* FSL_FEATURE_LPADC_FIFO_COUNT */&lt;BR /&gt;{&lt;BR /&gt;g_LpadcConversionCompletedFlag = true;&lt;BR /&gt;}&lt;BR /&gt;SDK_ISR_EXIT_BARRIER;&lt;BR /&gt;#endif&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;int main(void)&lt;BR /&gt;{&lt;BR /&gt;uint32_t pwmVal = 4;&lt;BR /&gt;/* Board pin, clock, debug console init */&lt;BR /&gt;BOARD_ConfigMPU();&lt;BR /&gt;BOARD_InitPins();&lt;BR /&gt;BOARD_BootClockRUN();&lt;BR /&gt;BOARD_InitBootPeripherals();&lt;BR /&gt;BOARD_InitDebugConsole();&lt;BR /&gt;/* Print a note to terminal. */&lt;/P&gt;&lt;P&gt;while (1)&lt;BR /&gt;{&lt;BR /&gt;SDK_DelayAtLeastUs(100000, SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY);&lt;BR /&gt;LPADC_DoSoftwareTrigger(DEMO_LPADC_BASE, 1U); /* 1U is trigger0 mask. */&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;</description>
      <pubDate>Tue, 01 Nov 2022 01:15:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1546528#M22288</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-01T01:15:26Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1547990#M22326</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Could you help to provide below two functions in main()?&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BOARD_InitPins();&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;BOARD_InitBootPeripherals();&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 02:06:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1547990#M22326</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-11-03T02:06:05Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548033#M22328</link>
      <description>&lt;P&gt;Hi：&lt;/P&gt;&lt;P&gt;void BOARD_InitPins(void) {&lt;BR /&gt;CLOCK_EnableClock(kCLOCK_Iomuxc); /* LPCG on: LPCG is ON. */&lt;BR /&gt;CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr); /* LPCG on: LPCG is ON. */&lt;/P&gt;&lt;P&gt;/* GPIO configuration of BAT_AD_EN on GPIO_EMC_B1_41 (pin L1) */&lt;BR /&gt;gpio_pin_config_t BAT_AD_EN_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 1U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_EMC_B1_41 (pin L1) */&lt;BR /&gt;GPIO_PinInit(GPIO2, 9U, &amp;amp;BAT_AD_EN_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of M1_PWM_UL on GPIO_AD_01 (pin R14) */&lt;BR /&gt;gpio_pin_config_t M1_PWM_UL_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_AD_01 (pin R14) */&lt;BR /&gt;GPIO_PinInit(GPIO3, 0U, &amp;amp;M1_PWM_UL_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of M1_PWM_VL on GPIO_AD_03 (pin P15) */&lt;BR /&gt;gpio_pin_config_t M1_PWM_VL_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_AD_03 (pin P15) */&lt;BR /&gt;GPIO_PinInit(GPIO3, 2U, &amp;amp;M1_PWM_VL_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of M1_PWM_WL on GPIO_AD_05 (pin P13) */&lt;BR /&gt;gpio_pin_config_t M1_PWM_WL_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_AD_05 (pin P13) */&lt;BR /&gt;GPIO_PinInit(GPIO3, 4U, &amp;amp;M1_PWM_WL_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of EPM_WP on GPIO_SD_B1_04 (pin B15) */&lt;BR /&gt;gpio_pin_config_t EPM_WP_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_SD_B1_04 (pin B15) */&lt;BR /&gt;GPIO_PinInit(GPIO4, 7U, &amp;amp;EPM_WP_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of DBG_OUT_CH2 on GPIO_DISP_B2_10 (pin D9) */&lt;BR /&gt;gpio_pin_config_t DBG_OUT_CH2_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_DISP_B2_10 (pin D9) */&lt;BR /&gt;GPIO_PinInit(GPIO5, 11U, &amp;amp;DBG_OUT_CH2_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of DBG_OUT_CH1 on GPIO_DISP_B2_11 (pin A6) */&lt;BR /&gt;gpio_pin_config_t DBG_OUT_CH1_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_DISP_B2_11 (pin A6) */&lt;BR /&gt;GPIO_PinInit(GPIO5, 12U, &amp;amp;DBG_OUT_CH1_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of DBG_OUT_CH3 on GPIO_DISP_B2_12 (pin B6) */&lt;BR /&gt;gpio_pin_config_t DBG_OUT_CH3_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_DISP_B2_12 (pin B6) */&lt;BR /&gt;GPIO_PinInit(GPIO5, 13U, &amp;amp;DBG_OUT_CH3_config);&lt;/P&gt;&lt;P&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_01_GPIO_MUX3_IO00,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_03_GPIO_MUX3_IO02,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_06_GPIO_MUX3_IO05,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_08_LPI2C1_SCL,&lt;BR /&gt;1U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_09_LPI2C1_SDA,&lt;BR /&gt;1U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_15_LPUART10_TXD,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_16_LPUART10_RXD,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_24_LPUART1_TXD,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_25_LPUART1_RXD,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_10_GPIO_MUX5_IO11,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_11_GPIO_MUX5_IO12,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_12_GPIO_MUX5_IO13,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_EMC_B1_41_GPIO_MUX2_IO09,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_SD_B1_04_GPIO_MUX4_IO07,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_GPR-&amp;gt;GPR40 = ((IOMUXC_GPR-&amp;gt;GPR40 &amp;amp;&lt;BR /&gt;(~(BOARD_INITPINS_IOMUXC_GPR_GPR40_GPIO_&lt;BR /&gt;| IOMUXC_GPR_GPR40_GPIO_MUX2_GPIO_SEL_&lt;BR /&gt;);&lt;BR /&gt;IOMUXC_GPR-&amp;gt;GPR42 = ((IOMUXC_GPR-&amp;gt;GPR42 &amp;amp;&lt;BR /&gt;(~(BOARD_INITPINS_IOMUXC_GPR_GPR42_GPIO_&lt;BR /&gt;| IOMUXC_GPR_GPR42_GPIO_MUX3_GPIO_SEL_&lt;BR /&gt;);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_LPSR_09_LPSPI6_PCS0,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_LPSR_10_LPSPI6_SCK,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_LPSR_11_LPSPI6_SOUT,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_LPSR_12_LPSPI6_SIN,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_01_GPIO_MUX3_IO00,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_03_GPIO_MUX3_IO02,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_08_LPI2C1_SCL,&lt;BR /&gt;0x16U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_09_LPI2C1_SDA,&lt;BR /&gt;0x16U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11,&lt;BR /&gt;0x02U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_24_LPUART1_TXD,&lt;BR /&gt;0x02U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_10_GPIO_MUX5_IO11,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_11_GPIO_MUX5_IO12,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_12_GPIO_MUX5_IO13,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_LPSR_09_LPSPI6_PCS0,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_LPSR_10_LPSPI6_SCK,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_LPSR_11_LPSPI6_SOUT,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_LPSR_12_LPSPI6_SIN,&lt;BR /&gt;0x0AU);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;void BOARD_InitPeripherals(void)&lt;BR /&gt;{&lt;BR /&gt;/* Global initialization */&lt;BR /&gt;DMAMUX_Init(DMA0_DMAMUX_BASEADDR);&lt;BR /&gt;EDMA_Init(DMA0_DMA_BASEADDR, &amp;amp;DMA0_config);&lt;/P&gt;&lt;P&gt;/* Initialize components */&lt;BR /&gt;DMA0_init();&lt;BR /&gt;LPADC1_init();&lt;BR /&gt;LPUART1_init();&lt;BR /&gt;LPUART10_init();&lt;BR /&gt;LPI2C1_Driver_Init_init();&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;/***********************************************************************************************************************&lt;BR /&gt;* BOARD_InitBootPeripherals function&lt;BR /&gt;**********************************************************************************************************************/&lt;BR /&gt;void BOARD_InitBootPeripherals(void)&lt;BR /&gt;{&lt;BR /&gt;BOARD_InitPeripherals();&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;const lpadc_config_t LPADC1_config = {&lt;BR /&gt;.enableInDozeMode = true,&lt;BR /&gt;.enableAnalogPreliminary = false,&lt;BR /&gt;.powerUpDelay = 0x80UL,&lt;BR /&gt;.referenceVoltageSource = kLPADC_ReferenceVoltageAlt2,&lt;BR /&gt;.powerLevelMode = kLPADC_PowerLevelAlt1,&lt;BR /&gt;.triggerPriorityPolicy = kLPADC_TriggerPriorityPreemptImmediately,&lt;BR /&gt;.enableConvPause = false,&lt;BR /&gt;.convPauseDelay = 0UL,&lt;BR /&gt;.FIFOWatermark = 0UL,&lt;BR /&gt;};&lt;BR /&gt;lpadc_conv_command_config_t LPADC1_commandsConfig[2] = {&lt;BR /&gt;{&lt;BR /&gt;.sampleScaleMode = kLPADC_SampleFullScale,&lt;BR /&gt;.sampleChannelMode = kLPADC_SampleChannelSingleEndSideA,&lt;BR /&gt;.channelNumber = 0U,&lt;BR /&gt;.chainedNextCommandNumber = 2,&lt;BR /&gt;.enableAutoChannelIncrement = false,&lt;BR /&gt;.loopCount = 0UL,&lt;BR /&gt;.hardwareAverageMode = kLPADC_HardwareAverageCount1,&lt;BR /&gt;.sampleTimeMode = kLPADC_SampleTimeADCK3,&lt;BR /&gt;.hardwareCompareMode = kLPADC_HardwareCompareDisabled,&lt;BR /&gt;.hardwareCompareValueHigh = 0UL,&lt;BR /&gt;.hardwareCompareValueLow = 0UL,&lt;BR /&gt;},&lt;BR /&gt;{&lt;BR /&gt;.sampleScaleMode = kLPADC_SampleFullScale,&lt;BR /&gt;.sampleChannelMode = kLPADC_SampleChannelSingleEndSideA,&lt;BR /&gt;.channelNumber = 3U,&lt;BR /&gt;.chainedNextCommandNumber = 0,&lt;BR /&gt;.enableAutoChannelIncrement = false,&lt;BR /&gt;.loopCount = 0UL,&lt;BR /&gt;.hardwareAverageMode = kLPADC_HardwareAverageCount1,&lt;BR /&gt;.sampleTimeMode = kLPADC_SampleTimeADCK3,&lt;BR /&gt;.hardwareCompareMode = kLPADC_HardwareCompareDisabled,&lt;BR /&gt;.hardwareCompareValueHigh = 0UL,&lt;BR /&gt;.hardwareCompareValueLow = 0UL,&lt;BR /&gt;}&lt;BR /&gt;};&lt;BR /&gt;lpadc_conv_trigger_config_t LPADC1_triggersConfig[2] = {&lt;BR /&gt;{&lt;BR /&gt;.targetCommandId = 1,&lt;BR /&gt;.delayPower = 0UL,&lt;BR /&gt;.priority = 1,&lt;BR /&gt;.enableHardwareTrigger = true&lt;BR /&gt;},&lt;BR /&gt;{&lt;BR /&gt;.targetCommandId = 2,&lt;BR /&gt;.delayPower = 0UL,&lt;BR /&gt;.priority = 1,&lt;BR /&gt;.enableHardwareTrigger = true&lt;BR /&gt;}&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;static void LPADC1_init(void) {&lt;BR /&gt;/* Initialize LPADC converter */&lt;BR /&gt;LPADC_Init(LPADC1_PERIPHERAL, &amp;amp;LPADC1_config);&lt;BR /&gt;/* Configure conversion command 1. */&lt;BR /&gt;LPADC_SetConvCommandConfig(LPADC1_PERIPHERAL, 1, &amp;amp;LPADC1_commandsConfig[0]);&lt;BR /&gt;/* Configure conversion command 2. */&lt;BR /&gt;LPADC_SetConvCommandConfig(LPADC1_PERIPHERAL, 2, &amp;amp;LPADC1_commandsConfig[1]);&lt;BR /&gt;/* Configure trigger 0. */&lt;BR /&gt;LPADC_SetConvTriggerConfig(LPADC1_PERIPHERAL, 0, &amp;amp;LPADC1_triggersConfig[0]);&lt;BR /&gt;/* Configure trigger 1. */&lt;BR /&gt;LPADC_SetConvTriggerConfig(LPADC1_PERIPHERAL, 1, &amp;amp;LPADC1_triggersConfig[1]);&lt;BR /&gt;/* Interrupt vector ADC1_IRQn priority settings in the NVIC. */&lt;BR /&gt;NVIC_SetPriority(LPADC1_IRQN, LPADC1_IRQ_PRIORITY);&lt;BR /&gt;/* Enable interrupts from LPADC */&lt;BR /&gt;LPADC_EnableInterrupts(LPADC1_PERIPHERAL, (kLPADC_FIFOWatermarkInterruptEnable));&lt;BR /&gt;/* Enable interrupt ADC1_IRQn request in the NVIC. */&lt;BR /&gt;EnableIRQ(LPADC1_IRQN);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 03:47:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548033#M22328</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-03T03:47:10Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548036#M22329</link>
      <description>&lt;P&gt;hi:&lt;/P&gt;&lt;P&gt;void BOARD_InitPins(void) {&lt;BR /&gt;CLOCK_EnableClock(kCLOCK_Iomuxc); /* LPCG on: LPCG is ON. */&lt;BR /&gt;CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr); /* LPCG on: LPCG is ON. */&lt;/P&gt;&lt;P&gt;/* GPIO configuration of BAT_AD_EN on GPIO_EMC_B1_41 (pin L1) */&lt;BR /&gt;gpio_pin_config_t BAT_AD_EN_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 1U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_EMC_B1_41 (pin L1) */&lt;BR /&gt;GPIO_PinInit(GPIO2, 9U, &amp;amp;BAT_AD_EN_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of M1_PWM_UL on GPIO_AD_01 (pin R14) */&lt;BR /&gt;gpio_pin_config_t M1_PWM_UL_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_AD_01 (pin R14) */&lt;BR /&gt;GPIO_PinInit(GPIO3, 0U, &amp;amp;M1_PWM_UL_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of M1_PWM_VL on GPIO_AD_03 (pin P15) */&lt;BR /&gt;gpio_pin_config_t M1_PWM_VL_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_AD_03 (pin P15) */&lt;BR /&gt;GPIO_PinInit(GPIO3, 2U, &amp;amp;M1_PWM_VL_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of M1_PWM_WL on GPIO_AD_05 (pin P13) */&lt;BR /&gt;gpio_pin_config_t M1_PWM_WL_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_AD_05 (pin P13) */&lt;BR /&gt;GPIO_PinInit(GPIO3, 4U, &amp;amp;M1_PWM_WL_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of EPM_WP on GPIO_SD_B1_04 (pin B15) */&lt;BR /&gt;gpio_pin_config_t EPM_WP_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_SD_B1_04 (pin B15) */&lt;BR /&gt;GPIO_PinInit(GPIO4, 7U, &amp;amp;EPM_WP_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of DBG_OUT_CH2 on GPIO_DISP_B2_10 (pin D9) */&lt;BR /&gt;gpio_pin_config_t DBG_OUT_CH2_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_DISP_B2_10 (pin D9) */&lt;BR /&gt;GPIO_PinInit(GPIO5, 11U, &amp;amp;DBG_OUT_CH2_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of DBG_OUT_CH1 on GPIO_DISP_B2_11 (pin A6) */&lt;BR /&gt;gpio_pin_config_t DBG_OUT_CH1_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_DISP_B2_11 (pin A6) */&lt;BR /&gt;GPIO_PinInit(GPIO5, 12U, &amp;amp;DBG_OUT_CH1_config);&lt;/P&gt;&lt;P&gt;/* GPIO configuration of DBG_OUT_CH3 on GPIO_DISP_B2_12 (pin B6) */&lt;BR /&gt;gpio_pin_config_t DBG_OUT_CH3_config = {&lt;BR /&gt;.direction = kGPIO_DigitalOutput,&lt;BR /&gt;.outputLogic = 0U,&lt;BR /&gt;.interruptMode = kGPIO_NoIntmode&lt;BR /&gt;};&lt;BR /&gt;/* Initialize GPIO functionality on GPIO_DISP_B2_12 (pin B6) */&lt;BR /&gt;GPIO_PinInit(GPIO5, 13U, &amp;amp;DBG_OUT_CH3_config);&lt;/P&gt;&lt;P&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_01_GPIO_MUX3_IO00,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_03_GPIO_MUX3_IO02,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_06_GPIO_MUX3_IO05,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_08_LPI2C1_SCL,&lt;BR /&gt;1U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_09_LPI2C1_SDA,&lt;BR /&gt;1U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_15_LPUART10_TXD,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_16_LPUART10_RXD,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_24_LPUART1_TXD,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_AD_25_LPUART1_RXD,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_10_GPIO_MUX5_IO11,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_11_GPIO_MUX5_IO12,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_12_GPIO_MUX5_IO13,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_EMC_B1_41_GPIO_MUX2_IO09,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_SD_B1_04_GPIO_MUX4_IO07,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_GPR-&amp;gt;GPR40 = ((IOMUXC_GPR-&amp;gt;GPR40 &amp;amp;&lt;BR /&gt;(~(BOARD_INITPINS_IOMUXC_GPR_GPR40_GPIO_&lt;BR /&gt;| IOMUXC_GPR_GPR40_GPIO_MUX2_GPIO_SEL_&lt;BR /&gt;);&lt;BR /&gt;IOMUXC_GPR-&amp;gt;GPR42 = ((IOMUXC_GPR-&amp;gt;GPR42 &amp;amp;&lt;BR /&gt;(~(BOARD_INITPINS_IOMUXC_GPR_GPR42_GPIO_&lt;BR /&gt;| IOMUXC_GPR_GPR42_GPIO_MUX3_GPIO_SEL_&lt;BR /&gt;);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_LPSR_09_LPSPI6_PCS0,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_LPSR_10_LPSPI6_SCK,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_LPSR_11_LPSPI6_SOUT,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinMux(&lt;BR /&gt;IOMUXC_GPIO_LPSR_12_LPSPI6_SIN,&lt;BR /&gt;0U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_01_GPIO_MUX3_IO00,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_03_GPIO_MUX3_IO02,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_08_LPI2C1_SCL,&lt;BR /&gt;0x16U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_09_LPI2C1_SDA,&lt;BR /&gt;0x16U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11,&lt;BR /&gt;0x02U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_AD_24_LPUART1_TXD,&lt;BR /&gt;0x02U);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_10_GPIO_MUX5_IO11,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_11_GPIO_MUX5_IO12,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_DISP_B2_12_GPIO_MUX5_IO13,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_LPSR_09_LPSPI6_PCS0,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_LPSR_10_LPSPI6_SCK,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_LPSR_11_LPSPI6_SOUT,&lt;BR /&gt;0x0AU);&lt;BR /&gt;IOMUXC_SetPinConfig(&lt;BR /&gt;IOMUXC_GPIO_LPSR_12_LPSPI6_SIN,&lt;BR /&gt;0x0AU);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;void BOARD_InitPeripherals(void)&lt;BR /&gt;{&lt;BR /&gt;/* Global initialization */&lt;BR /&gt;DMAMUX_Init(DMA0_DMAMUX_BASEADDR);&lt;BR /&gt;EDMA_Init(DMA0_DMA_BASEADDR, &amp;amp;DMA0_config);&lt;/P&gt;&lt;P&gt;/* Initialize components */&lt;BR /&gt;DMA0_init();&lt;BR /&gt;LPADC1_init();&lt;BR /&gt;LPUART1_init();&lt;BR /&gt;LPUART10_init();&lt;BR /&gt;LPI2C1_Driver_Init_init();&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;/***********************************************************************************************************************&lt;BR /&gt;* BOARD_InitBootPeripherals function&lt;BR /&gt;**********************************************************************************************************************/&lt;BR /&gt;void BOARD_InitBootPeripherals(void)&lt;BR /&gt;{&lt;BR /&gt;BOARD_InitPeripherals();&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;const lpadc_config_t LPADC1_config = {&lt;BR /&gt;.enableInDozeMode = true,&lt;BR /&gt;.enableAnalogPreliminary = false,&lt;BR /&gt;.powerUpDelay = 0x80UL,&lt;BR /&gt;.referenceVoltageSource = kLPADC_ReferenceVoltageAlt2,&lt;BR /&gt;.powerLevelMode = kLPADC_PowerLevelAlt1,&lt;BR /&gt;.triggerPriorityPolicy = kLPADC_TriggerPriorityPreemptImmediately,&lt;BR /&gt;.enableConvPause = false,&lt;BR /&gt;.convPauseDelay = 0UL,&lt;BR /&gt;.FIFOWatermark = 0UL,&lt;BR /&gt;};&lt;BR /&gt;lpadc_conv_command_config_t LPADC1_commandsConfig[2] = {&lt;BR /&gt;{&lt;BR /&gt;.sampleScaleMode = kLPADC_SampleFullScale,&lt;BR /&gt;.sampleChannelMode = kLPADC_SampleChannelSingleEndSideA,&lt;BR /&gt;.channelNumber = 0U,&lt;BR /&gt;.chainedNextCommandNumber = 2,&lt;BR /&gt;.enableAutoChannelIncrement = false,&lt;BR /&gt;.loopCount = 0UL,&lt;BR /&gt;.hardwareAverageMode = kLPADC_HardwareAverageCount1,&lt;BR /&gt;.sampleTimeMode = kLPADC_SampleTimeADCK3,&lt;BR /&gt;.hardwareCompareMode = kLPADC_HardwareCompareDisabled,&lt;BR /&gt;.hardwareCompareValueHigh = 0UL,&lt;BR /&gt;.hardwareCompareValueLow = 0UL,&lt;BR /&gt;},&lt;BR /&gt;{&lt;BR /&gt;.sampleScaleMode = kLPADC_SampleFullScale,&lt;BR /&gt;.sampleChannelMode = kLPADC_SampleChannelSingleEndSideA,&lt;BR /&gt;.channelNumber = 3U,&lt;BR /&gt;.chainedNextCommandNumber = 0,&lt;BR /&gt;.enableAutoChannelIncrement = false,&lt;BR /&gt;.loopCount = 0UL,&lt;BR /&gt;.hardwareAverageMode = kLPADC_HardwareAverageCount1,&lt;BR /&gt;.sampleTimeMode = kLPADC_SampleTimeADCK3,&lt;BR /&gt;.hardwareCompareMode = kLPADC_HardwareCompareDisabled,&lt;BR /&gt;.hardwareCompareValueHigh = 0UL,&lt;BR /&gt;.hardwareCompareValueLow = 0UL,&lt;BR /&gt;}&lt;BR /&gt;};&lt;BR /&gt;lpadc_conv_trigger_config_t LPADC1_triggersConfig[2] = {&lt;BR /&gt;{&lt;BR /&gt;.targetCommandId = 1,&lt;BR /&gt;.delayPower = 0UL,&lt;BR /&gt;.priority = 1,&lt;BR /&gt;.enableHardwareTrigger = true&lt;BR /&gt;},&lt;BR /&gt;{&lt;BR /&gt;.targetCommandId = 2,&lt;BR /&gt;.delayPower = 0UL,&lt;BR /&gt;.priority = 1,&lt;BR /&gt;.enableHardwareTrigger = true&lt;BR /&gt;}&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;static void LPADC1_init(void) {&lt;BR /&gt;/* Initialize LPADC converter */&lt;BR /&gt;LPADC_Init(LPADC1_PERIPHERAL, &amp;amp;LPADC1_config);&lt;BR /&gt;/* Configure conversion command 1. */&lt;BR /&gt;LPADC_SetConvCommandConfig(LPADC1_PERIPHERAL, 1, &amp;amp;LPADC1_commandsConfig[0]);&lt;BR /&gt;/* Configure conversion command 2. */&lt;BR /&gt;LPADC_SetConvCommandConfig(LPADC1_PERIPHERAL, 2, &amp;amp;LPADC1_commandsConfig[1]);&lt;BR /&gt;/* Configure trigger 0. */&lt;BR /&gt;LPADC_SetConvTriggerConfig(LPADC1_PERIPHERAL, 0, &amp;amp;LPADC1_triggersConfig[0]);&lt;BR /&gt;/* Configure trigger 1. */&lt;BR /&gt;LPADC_SetConvTriggerConfig(LPADC1_PERIPHERAL, 1, &amp;amp;LPADC1_triggersConfig[1]);&lt;BR /&gt;/* Interrupt vector ADC1_IRQn priority settings in the NVIC. */&lt;BR /&gt;NVIC_SetPriority(LPADC1_IRQN, LPADC1_IRQ_PRIORITY);&lt;BR /&gt;/* Enable interrupts from LPADC */&lt;BR /&gt;LPADC_EnableInterrupts(LPADC1_PERIPHERAL, (kLPADC_FIFOWatermarkInterruptEnable));&lt;BR /&gt;/* Enable interrupt ADC1_IRQn request in the NVIC. */&lt;BR /&gt;EnableIRQ(LPADC1_IRQN);&lt;BR /&gt;}&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 03:54:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548036#M22329</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-03T03:54:56Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548088#M22333</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Please double check if you select the correct product for MCUXpresso Configuration tool.&lt;/P&gt;
&lt;P&gt;Correct P17 pin should with below info:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Hui_Ma_0-1667457215079.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/198994i527191A412F77BE6/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Hui_Ma_0-1667457215079.png" alt="Hui_Ma_0-1667457215079.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Hui_Ma_1-1667457267488.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/198995i46C3C2308E1ADBEA/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Hui_Ma_1-1667457267488.png" alt="Hui_Ma_1-1667457267488.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 06:34:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548088#M22333</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-11-03T06:34:37Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548150#M22336</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Yes, I think there is a problem here, I use SDK_2_12_1_MIMXRT1170-EVK.zip SDK library, it is strange that you can not add LPADC module in peripheral components, so I found a.mex configuration file in RT forum, I will provide you to see.&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN class=""&gt;So I wonder if SDK_2_12_1_MIMXRT1170-EVK.zip doesn't support LPADC configuration, or if I misunderstood.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;Here's a pop-up warning when I configure it&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 08:13:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548150#M22336</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-03T08:13:42Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548191#M22341</link>
      <description>&lt;P&gt;What's the &lt;A href="https://www.nxp.com/design/software/development-software/mcuxpresso-software-and-tools-/mcuxpresso-integrated-development-environment-ide:MCUXpresso-IDE" target="_self"&gt;MCUXpresso IDE&lt;/A&gt; version you are using?&lt;/P&gt;
&lt;P&gt;The latest version is V11.6.1, related release note with below info:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Hui_Ma_0-1667466406943.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199023i302F2499E469C8CB/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Hui_Ma_0-1667466406943.png" alt="Hui_Ma_0-1667466406943.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 09:07:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548191#M22341</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-11-03T09:07:15Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548196#M22342</link>
      <description>I USE&lt;BR /&gt;MCUXpressoIDE_11.6.1_8255.exe&lt;BR /&gt;MCUXpresso_Config_Tools_v12.1_x64.exe</description>
      <pubDate>Thu, 03 Nov 2022 09:16:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548196#M22342</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-03T09:16:44Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548202#M22343</link>
      <description>&lt;P&gt;Got it.&lt;/P&gt;
&lt;P&gt;If possible, Could you post your project here?&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I would like to double check if I have the same issue.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 09:19:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548202#M22343</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-11-03T09:19:54Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548208#M22344</link>
      <description>Yes, it was actually modified by demo</description>
      <pubDate>Thu, 03 Nov 2022 09:33:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548208#M22344</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-03T09:33:46Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548209#M22345</link>
      <description>&lt;P&gt;&lt;SPAN&gt;I just changed it based on the DEMO&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 09:38:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548209#M22345</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-03T09:38:33Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548791#M22365</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;I checked there with below note info and need to check MCUXpresso Config tool team about the root cause. Will let you know when there with any feedback.&lt;/P&gt;
&lt;P&gt;So, I would suggest to refer LPADC demo to change the code manually with selected LPADC pad.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Hui_Ma_0-1667551727399.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199163i0011BEA1603A5184/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Hui_Ma_0-1667551727399.png" alt="Hui_Ma_0-1667551727399.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Please refer attached project, I checked the pin route problem does not exist, while the perpheral initialization function was not called.&lt;/P&gt;
&lt;P&gt;Mike&lt;/P&gt;</description>
      <pubDate>Fri, 04 Nov 2022 08:58:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548791#M22365</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-11-04T08:58:49Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548828#M22367</link>
      <description>I can understand what you mean, but LPADC cannot be selected among my components. Do I need to update the component or how can I add this component as you said? LPADC keeps indicating WARMING in my.mex file</description>
      <pubDate>Fri, 04 Nov 2022 09:58:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548828#M22367</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-04T09:58:09Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548840#M22368</link>
      <description>This example still only reads the ADC value of pin N13, pin P17 is still 4095, and pin P17 voltage is 1.1V</description>
      <pubDate>Fri, 04 Nov 2022 10:31:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1548840#M22368</guid>
      <dc:creator>ywjack</dc:creator>
      <dc:date>2022-11-04T10:31:37Z</dc:date>
    </item>
    <item>
      <title>回复： ADC_ETC CFG Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1549493#M22383</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Please refer &lt;A href="https://www.nxpic.org.cn/module/forum/thread-629038-1-1.html" target="_self"&gt;here&lt;/A&gt; about my colleague created RT1170 ADC chain sampling realize ways.&lt;/P&gt;
&lt;P&gt;There with software codes (ADC module polling &amp;amp; ADC_ETC)&amp;nbsp; are available, please refer attached zip file for detailed info.&lt;/P&gt;
&lt;P&gt;Wish it helps.&lt;/P&gt;
&lt;P&gt;Mike&lt;/P&gt;</description>
      <pubDate>Mon, 07 Nov 2022 08:12:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ADC-ETC-CFG-Problem/m-p/1549493#M22383</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-11-07T08:12:01Z</dc:date>
    </item>
  </channel>
</rss>

