<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX RT Crossover MCUsのトピックRe: Layout file_EVKB_B1 Problem</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Layout-file-EVKB-B1-Problem/m-p/1517291#M21482</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I checked with RT hardware design team, both layout design should be ok.&lt;/P&gt;&lt;P&gt;Why AN13202 mentioned board (we called EMC board) keep the GND be empty, which just caused for L7 inductor soldering. There with no special request for that layout design.&lt;/P&gt;&lt;P&gt;The RT1060EVKB board is 4 layer PCB design and with one GND layer. That design is also acceptable.&lt;/P&gt;&lt;P&gt;Due to the EMC design consideration, customer should keep DCDC circuit loop be shorter.&lt;/P&gt;&lt;P&gt;Thanks for the attention.&lt;/P&gt;&lt;P&gt;Mike&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 06 Sep 2022 02:16:33 GMT</pubDate>
    <dc:creator>Hui_Ma</dc:creator>
    <dc:date>2022-09-06T02:16:33Z</dc:date>
    <item>
      <title>Layout file_EVKB_B1 Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Layout-file-EVKB-B1-Problem/m-p/1516697#M21461</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;/P&gt;&lt;P&gt;i am designing the RT1062 layout and then checking the EVKB layout file(MIMXRT1060-EVKB-DESIGN-FILES_B1).&amp;nbsp;&lt;/P&gt;&lt;P&gt;i found EVKB layout of DCDC(DCDC_LP_1 and DCDC_LP_2) is not identical to&amp;nbsp;AN13202(EMC Design Recommendation on i.MXRT Series) that removing copper under the inductor. i would like to know which layers under the inductor are recommended to be removed&amp;nbsp;&lt;/P&gt;&lt;P&gt;my question is&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;is there a layout file &lt;STRONG&gt;only&lt;/STRONG&gt; for RT1062?&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;EVBK layout as&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="EthanKu_0-1662349940655.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/192420iAF5ED6F017EB2B76/image-size/medium?v=v2&amp;amp;px=400" role="button" title="EthanKu_0-1662349940655.png" alt="EthanKu_0-1662349940655.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;EthanKu_0-1662349940655.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;AN13202 layout as&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="EthanKu_1-1662350064184.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/192421iBF86218AEA36F7F2/image-size/medium?v=v2&amp;amp;px=400" role="button" title="EthanKu_1-1662350064184.png" alt="EthanKu_1-1662350064184.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;EthanKu_1-1662350064184.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;&amp;nbsp;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;thanks&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 05 Sep 2022 04:00:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Layout-file-EVKB-B1-Problem/m-p/1516697#M21461</guid>
      <dc:creator>EthanKu</dc:creator>
      <dc:date>2022-09-05T04:00:25Z</dc:date>
    </item>
    <item>
      <title>Re: Layout file_EVKB_B1 Problem</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Layout-file-EVKB-B1-Problem/m-p/1517291#M21482</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I checked with RT hardware design team, both layout design should be ok.&lt;/P&gt;&lt;P&gt;Why AN13202 mentioned board (we called EMC board) keep the GND be empty, which just caused for L7 inductor soldering. There with no special request for that layout design.&lt;/P&gt;&lt;P&gt;The RT1060EVKB board is 4 layer PCB design and with one GND layer. That design is also acceptable.&lt;/P&gt;&lt;P&gt;Due to the EMC design consideration, customer should keep DCDC circuit loop be shorter.&lt;/P&gt;&lt;P&gt;Thanks for the attention.&lt;/P&gt;&lt;P&gt;Mike&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 06 Sep 2022 02:16:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/Layout-file-EVKB-B1-Problem/m-p/1517291#M21482</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2022-09-06T02:16:33Z</dc:date>
    </item>
  </channel>
</rss>

