<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic ENET2 MDIO pin conflict in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1424935#M18694</link>
    <description>&lt;P&gt;I am having an issue where if I SetPinMux on GPIO_EMC_39_ENET2_MDIO on an iMXRT1062, the system crashes.&amp;nbsp; Is there some interaction with some other module or pin that is used that would cause this?&amp;nbsp; I need to use both MACs independently for two LAN ports.&lt;/P&gt;</description>
    <pubDate>Wed, 09 Mar 2022 03:22:34 GMT</pubDate>
    <dc:creator>jautry</dc:creator>
    <dc:date>2022-03-09T03:22:34Z</dc:date>
    <item>
      <title>ENET2 MDIO pin conflict</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1424935#M18694</link>
      <description>&lt;P&gt;I am having an issue where if I SetPinMux on GPIO_EMC_39_ENET2_MDIO on an iMXRT1062, the system crashes.&amp;nbsp; Is there some interaction with some other module or pin that is used that would cause this?&amp;nbsp; I need to use both MACs independently for two LAN ports.&lt;/P&gt;</description>
      <pubDate>Wed, 09 Mar 2022 03:22:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1424935#M18694</guid>
      <dc:creator>jautry</dc:creator>
      <dc:date>2022-03-09T03:22:34Z</dc:date>
    </item>
    <item>
      <title>Re: ENET2 MDIO pin conflict</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1425052#M18698</link>
      <description>&lt;P&gt;See this thread for an explanation:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-RT/target-crashes-writing-to-register-SW-MUX-CTL-PAD-GPIO-SD-B1-05/m-p/1148049#M9974" target="_blank" rel="noopener"&gt;https://community.nxp.com/t5/i-MX-RT/target-crashes-writing-to-register-SW-MUX-CTL-PAD-GPIO-SD-B1-05...&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Also note, you can share one management interface (MDC/MDIO) between the two ethernet interfaces, you need to set a different address on the PHY.&lt;/P&gt;&lt;P&gt;-Nick&lt;/P&gt;</description>
      <pubDate>Wed, 09 Mar 2022 07:03:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1425052#M18698</guid>
      <dc:creator>nickwallis</dc:creator>
      <dc:date>2022-03-09T07:03:08Z</dc:date>
    </item>
    <item>
      <title>Re: ENET2 MDIO pin conflict</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1425069#M18699</link>
      <description>&lt;P&gt;Please refer to this post:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-RT/target-crashes-writing-to-register-SW-MUX-CTL-PAD-GPIO-SD-B1-05/m-p/1148049" target="_blank"&gt;https://community.nxp.com/t5/i-MX-RT/target-crashes-writing-to-register-SW-MUX-CTL-PAD-GPIO-SD-B1-05/m-p/1148049&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Also note, you can share one management interface (MDC/MDIO) between the 2 ethernet interfaces, you just need to set a different address on the PHY.&lt;/P&gt;&lt;P&gt;-Nick&lt;/P&gt;</description>
      <pubDate>Wed, 09 Mar 2022 07:37:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1425069#M18699</guid>
      <dc:creator>nickwallis</dc:creator>
      <dc:date>2022-03-09T07:37:09Z</dc:date>
    </item>
    <item>
      <title>Re: ENET2 MDIO pin conflict</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1431494#M18853</link>
      <description>&lt;P&gt;Do you know what the base address is for the ENET management interface?&amp;nbsp; Could not find it in the reference manual and need it for device tree.&lt;/P&gt;</description>
      <pubDate>Mon, 21 Mar 2022 21:28:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/ENET2-MDIO-pin-conflict/m-p/1431494#M18853</guid>
      <dc:creator>jautry</dc:creator>
      <dc:date>2022-03-21T21:28:40Z</dc:date>
    </item>
  </channel>
</rss>

