<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: What is &amp;quot;FCB&amp;quot; in boot image explanation? in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421568#M18600</link>
    <description>&lt;P&gt;Hello jay_heng&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for&amp;nbsp; your answer.&lt;/P&gt;&lt;P&gt;Do you have any information about the Flash Configuration Block(FCB) mentioned in the application note AN12238?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Ishii.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 02 Mar 2022 05:23:01 GMT</pubDate>
    <dc:creator>takayuki_ishii</dc:creator>
    <dc:date>2022-03-02T05:23:01Z</dc:date>
    <item>
      <title>What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1420844#M18560</link>
      <description>&lt;P&gt;Hello community,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'm confuse by "FCB" meaning in boot image explanation.&lt;/P&gt;&lt;P&gt;And I have 2 questions about "FCB".&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In IMXRT1170 reference manual,&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;10.6.2.3 Firmware Configuration Block and&amp;nbsp;10.6.4.3 Firmware Configuration Block (FCB)&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;In application note&amp;nbsp;AN12238 i.MX RT Flashloader Use Case&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;Flash Configuration Block (FCB):&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;In community thread&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;A href="https://community.nxp.com/t5/i-MX-RT-Knowledge-Base/Generating-a-Bootable-Image-for-the-RT1050/ta-p/1123079" target="_blank"&gt;https://community.nxp.com/t5/i-MX-RT-Knowledge-Base/Generating-a-Bootable-Image-for-the-RT1050/ta-p/1123079&lt;/A&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;FlexSPI Configuration Block (FCB)&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Q1. I can't find information about&amp;nbsp;Flash Configuration Block (FCB): in AN12238.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="takayuki_ishii_0-1646099762113.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/172040iC43BD1DB095656EC/image-size/medium?v=v2&amp;amp;px=400" role="button" title="takayuki_ishii_0-1646099762113.png" alt="takayuki_ishii_0-1646099762113.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;In Reference Manual, I can find&amp;nbsp;Firmware Configuration Block but it is used for NAND not NOR.&lt;/P&gt;&lt;P&gt;Is it typo of NOR-&amp;gt;NAND?&lt;/P&gt;&lt;P&gt;Or it have some table for NOR?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Q2. In reference Manual, it say that&amp;nbsp;FlexSPI Configuration Block offset is 0x400.&lt;/P&gt;&lt;P&gt;But IVT is request same offset 0x400 for serial SPI boot.&lt;/P&gt;&lt;P&gt;How do I assign it correctly?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="takayuki_ishii_1-1646100060127.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/172041i79ADE9928131C8F9/image-size/medium?v=v2&amp;amp;px=400" role="button" title="takayuki_ishii_1-1646100060127.png" alt="takayuki_ishii_1-1646100060127.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="takayuki_ishii_2-1646100344730.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/172043i086BBC017EA85D94/image-size/medium?v=v2&amp;amp;px=400" role="button" title="takayuki_ishii_2-1646100344730.png" alt="takayuki_ishii_2-1646100344730.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Ishii.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 01 Mar 2022 02:13:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1420844#M18560</guid>
      <dc:creator>takayuki_ishii</dc:creator>
      <dc:date>2022-03-01T02:13:46Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1420967#M18572</link>
      <description>&lt;P&gt;Hi，&lt;/P&gt;
&lt;P&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;Actually, it's hard to explain if you haven't gone through Chapter 10System Boot in the RM.&lt;BR /&gt;Except for the FlexSPI NOR (such as QSPI, octal Flash), the other memory devices doesn't support the XIP (Execute in Place ) mode, in another word, the boot image will be copied to the RAM, then to run.&lt;BR /&gt;The IVT would be copied with the application code and its offset is relative to the RAM. However, the FCB should be store the first sector or block of these memory devices, it seems like the offset of FCB is relative to the memory devices themselves.&lt;BR /&gt;For the FlexSPI NOR, it supports the XIP mode, the offset of the FCB and IVT both are relative to the FlexSPI NOR itself.&lt;/P&gt;
&lt;P&gt;Hope this is clear.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Tue, 01 Mar 2022 06:02:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1420967#M18572</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2022-03-01T06:02:58Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421194#M18590</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/56840"&gt;@jeremyzhou&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your comment.&lt;/P&gt;&lt;P&gt;Do you have some information about&amp;nbsp;&lt;SPAN&gt;Flash Configuration Block(FCB) in AN12238.?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I can't find any information about Flash Configuration Block.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;In Reference Manual, it have only 2 different FCB&lt;/SPAN&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;&lt;SPAN&gt;Firmware Configuration Block (FCB)&lt;/SPAN&gt;&lt;/LI&gt;&lt;LI&gt;&lt;SPAN&gt;FlexSPI Configuration Block&lt;/SPAN&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;About Q2.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I found allocation order of&amp;nbsp;FlexSPI Configuration Block and IVT.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;In MCUXpresso SDK sample, it is orderd that&amp;nbsp;FlexSPI Configuration Block&amp;nbsp;is fast and&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;allocate to offset 0x400 by linker script file.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;FlexSPI Configuration Block is allocated to ".boot_hdr.conf"&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;And IVT is allocated to ".boot_hdr.ivt".&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="lia-indent-padding-left-30px"&gt;&lt;SPAN&gt;SECTIONS&lt;BR /&gt;{&lt;BR /&gt;/* Image Vector Table and Boot Data for booting from external flash */&lt;BR /&gt;.boot_hdr : ALIGN(4)&lt;BR /&gt;{&lt;BR /&gt;FILL(0xff)&amp;nbsp;= 0x400 ;&lt;BR /&gt;__boot_hdr_start__ = ABSOLUTE(.) ;&lt;BR /&gt;KEEP(*(.boot_hdr.conf)) = 0x1000 ;&lt;BR /&gt;__boot_hdr_ivt_loadaddr__ = ABSOLUTE(.) ;&lt;BR /&gt;KEEP(*(.boot_hdr.ivt))&amp;nbsp;= 0x1020 ;&lt;BR /&gt;__boot_hdr_boot_data_loadaddr__ = ABSOLUTE(.) ;&lt;BR /&gt;KEEP(*(.boot_hdr.boot_data)) = 0x1030 ;&lt;BR /&gt;__boot_hdr_dcd_loadaddr__ = ABSOLUTE(.) ;&lt;BR /&gt;KEEP(*(.boot_hdr.dcd_data))&lt;BR /&gt;__boot_hdr_end__ = ABSOLUTE(.) ;&lt;BR /&gt;. = 0x2000 ;&lt;BR /&gt;} &amp;gt;BOARD_FLASH&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Ishii.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 01 Mar 2022 11:15:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421194#M18590</guid>
      <dc:creator>takayuki_ishii</dc:creator>
      <dc:date>2022-03-01T11:15:59Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421539#M18597</link>
      <description>&lt;P&gt;Hi,&lt;BR /&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;For the RT1170, FCB should be stored at offset 0x400 in Serial NOR flash, however, for the other RT series MCU, like the RT1050, RT1060, etc, the ROM expects the 512-byte FlexSPI NOR configuration parameters to be present at offset 0 in Serial NOR flash.&lt;BR /&gt;And you can go through the FlexSPI Serial NOR Flash Boot Operation section in the RM to learn it.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Wed, 02 Mar 2022 03:18:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421539#M18597</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2022-03-02T03:18:21Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421557#M18598</link>
      <description>&lt;P&gt;FlexSPI Configuration Block (FCB, aka FDCB) is used to configure FlexSPI peripheral, so it is needed by both NOR and NAND device.&lt;/P&gt;
&lt;P&gt;Firmware Configuration Block (FCB, aka NFCB) is used to describe NAND device and bootable image info (IVT is part of bootable image), it is needed by NAND device only. but note that FDCB is part of NFCB for NAND&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;For FlexSPI NOR:&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;FDCB - offset 0x400&lt;/P&gt;
&lt;P&gt;IVT - offset 0x1000&lt;/P&gt;
&lt;P&gt;app image - offset specified by IVT&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="nor_image_unsigned.png" style="width: 165px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/172181iD513F8B2BA9A00F0/image-size/large?v=v2&amp;amp;px=999" role="button" title="nor_image_unsigned.png" alt="nor_image_unsigned.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;For FlexSPI NAND:&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;NFCB - first page of NAND first good block&lt;/P&gt;
&lt;P&gt;bootable image - address offset specified by NFCB&lt;/P&gt;
&lt;P&gt;IVT - offset 0x400 in bootable image range&lt;/P&gt;
&lt;P&gt;app image - offset specified by IVT&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="nand_image_unsigned.png" style="width: 165px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/172180i7036D576749A28CC/image-size/large?v=v2&amp;amp;px=999" role="button" title="nand_image_unsigned.png" alt="nand_image_unsigned.png" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 02 Mar 2022 05:09:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421557#M18598</guid>
      <dc:creator>jay_heng</dc:creator>
      <dc:date>2022-03-02T05:09:13Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421568#M18600</link>
      <description>&lt;P&gt;Hello jay_heng&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for&amp;nbsp; your answer.&lt;/P&gt;&lt;P&gt;Do you have any information about the Flash Configuration Block(FCB) mentioned in the application note AN12238?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Ishii.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 02 Mar 2022 05:23:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421568#M18600</guid>
      <dc:creator>takayuki_ishii</dc:creator>
      <dc:date>2022-03-02T05:23:01Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421649#M18605</link>
      <description>&lt;P&gt;You can find it in any SDK example project, its prototype is flexspi_nor_config_t.&lt;/P&gt;
&lt;P&gt;It is not necessary to understand every member of flexspi_nor_config_t struct, just learn the basic usage in evkmimxrt1170_flexspi_nor_config.c file&lt;/P&gt;</description>
      <pubDate>Wed, 02 Mar 2022 07:11:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421649#M18605</guid>
      <dc:creator>jay_heng</dc:creator>
      <dc:date>2022-03-02T07:11:19Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421668#M18609</link>
      <description>&lt;P&gt;Hello jay_heng,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your quick reply.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I say that RT1170 documents have 3 different type FCB.&lt;/P&gt;&lt;TABLE border="1" width="100%"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="5.269109000452286%"&gt;&amp;nbsp;&lt;/TD&gt;&lt;TD width="28.06422433288105%"&gt;Name&lt;/TD&gt;&lt;TD width="10.425146992311173%"&gt;NOR&lt;/TD&gt;&lt;TD width="9.611035730438715%"&gt;NAND&lt;/TD&gt;&lt;TD width="13.681592039800996%"&gt;offset&lt;/TD&gt;&lt;TD width="32.94889190411578%"&gt;&lt;P&gt;Reference&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="5.269109000452286%"&gt;&lt;P&gt;1&lt;/P&gt;&lt;/TD&gt;&lt;TD width="28.06422433288105%"&gt;Flash Configuration Block&lt;/TD&gt;&lt;TD width="10.425146992311173%"&gt;O&lt;/TD&gt;&lt;TD width="9.611035730438715%"&gt;&amp;nbsp;&lt;/TD&gt;&lt;TD width="13.681592039800996%"&gt;0x0000&lt;/TD&gt;&lt;TD width="32.94889190411578%"&gt;&lt;P&gt;AN12238&lt;/P&gt;&lt;P&gt;3.2.1 Bootable image&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="5.269109000452286%"&gt;2&lt;/TD&gt;&lt;TD width="28.06422433288105%"&gt;FlexSPI Configuration Block&lt;/TD&gt;&lt;TD width="10.425146992311173%"&gt;O&lt;/TD&gt;&lt;TD width="9.611035730438715%"&gt;O&lt;/TD&gt;&lt;TD width="13.681592039800996%"&gt;0x0400&lt;/TD&gt;&lt;TD width="32.94889190411578%"&gt;&lt;P&gt;IMXRT1170RM&lt;/P&gt;&lt;P&gt;10.6.3.1 FlexSPI Configuration Block&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD width="5.269109000452286%"&gt;3&lt;/TD&gt;&lt;TD width="28.06422433288105%"&gt;Firmware Configuration Block&lt;/TD&gt;&lt;TD width="10.425146992311173%"&gt;&amp;nbsp;&lt;/TD&gt;&lt;TD width="9.611035730438715%"&gt;O&lt;/TD&gt;&lt;TD width="13.681592039800996%"&gt;0x0000&lt;/TD&gt;&lt;TD width="32.94889190411578%"&gt;&lt;P&gt;IMXRT1170RM&lt;/P&gt;&lt;P&gt;10.6.4.3 Firmware Configuration Block (FCB)&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I hope to know about 1.Flash Configuration Block (FCB) explained in the application note AN12238.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;flexspi_nor_config_t is&amp;nbsp;Table 10-18. Serial NOR configuration block in IMXRT1170RM and&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;it is include 2.FlexSPI Configuration Block as a struture member memCfg.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;In Reference Manual 10.6.1.2 FlexSPI Serial NOR Flash Boot Operation, it say that&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="lia-indent-padding-left-30px"&gt;&lt;SPAN&gt;1. The ROM expects the 512-byte FlexSPI NOR configuration parameters (as explained&lt;BR /&gt;in the next section) to be present at offset 0x400 in Serial NOR flash attached to&lt;BR /&gt;FLEXSPI_A_SS0_B.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;And Reference Manual 10.6.3 Serial NOR and NAND Configuration based on FlexSPI Interface, it say that&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="lia-indent-padding-left-30px"&gt;&lt;SPAN&gt;The ROM SW supports Serial NOR and Serial NAND based on FlexSPI module, using a&lt;BR /&gt;448-bytes common FlexSPI configuration block and several specified parameters for&lt;BR /&gt;Serial NOR and Serial NAND respectively.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="lia-indent-padding-left-30px"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The other hand, 3.Firmware Configuration Block (FCB) is allocate to offset 0x0000 but it is NAND only.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Both 2.FlexSPI Configuration Block and 3.Firmware Configuration Block (FCB) aren't match &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;to 1.Flash Configuration Block (FCB).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;So, I ask that do you have any information about&amp;nbsp;Flash Configuration Block (FCB) in&lt;/P&gt;&lt;P&gt;application note AN12238?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="takayuki_ishii_0-1646207617393.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/172208i89740B1D0D00BD6E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="takayuki_ishii_0-1646207617393.png" alt="takayuki_ishii_0-1646207617393.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Ishii.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 02 Mar 2022 07:53:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421668#M18609</guid>
      <dc:creator>takayuki_ishii</dc:creator>
      <dc:date>2022-03-02T07:53:54Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421692#M18612</link>
      <description>&lt;P&gt;The Flash Configuration Block (FCB) in AN12238 is FlexSPI Configuration Block (flexspi_nor_config_t).&lt;/P&gt;
&lt;P&gt;For i.MXRT1060/1050/1020/1015, FCB offset is 0x0. For i.MXRT1170/1010, FCB offset is 0x400. (this change is caused by security peripheral upgrade BEE -&amp;gt; OTFAD)&lt;/P&gt;
&lt;P&gt;AN12238 is mainly for i.MXRT1060/1050/1020/1015, as i.MXRT1170/1010 had not yet been released when this AN came out&lt;/P&gt;</description>
      <pubDate>Wed, 02 Mar 2022 08:36:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421692#M18612</guid>
      <dc:creator>jay_heng</dc:creator>
      <dc:date>2022-03-02T08:36:42Z</dc:date>
    </item>
    <item>
      <title>Re: What is "FCB" in boot image explanation?</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421724#M18613</link>
      <description>&lt;P&gt;Hello Jay_heng,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your quick reply.&lt;/P&gt;&lt;P&gt;I understand that&amp;nbsp;Flash Configuration Block (FCB) ==&amp;nbsp;&lt;SPAN&gt;FlexSPI Configuration Block.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Ishii.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 02 Mar 2022 08:58:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/What-is-quot-FCB-quot-in-boot-image-explanation/m-p/1421724#M18613</guid>
      <dc:creator>takayuki_ishii</dc:creator>
      <dc:date>2022-03-02T08:58:08Z</dc:date>
    </item>
  </channel>
</rss>

