i.MX RT Crossover MCUsのトピックRe: Octo SPI

Octo SPI

john71 — Tue, 09 Nov 2021 08:31:23 GMT

I look at the diagram. (IMXRT1160RM.pdf)

qspi.png

This is a master side. As I understand read/write direction is set with A_DQS pin on a slave side.

I have to implement a slave side on FPGA. When I should set the data bus in High-Z state on a slave side? And the master side - when the data bus is input? A_DQS = 1?

Is there any example of the master? I found only Quad SPI examples.

Re: Octo SPI

jeremyzhou — Wed, 10 Nov 2021 02:47:46 GMT

Hi,
Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.
Firstly, to provide the fastest possible support, I'd highly recommend you to refer to the post to learn the DQS Signal, next, please refer to the FlexSPI demos to learn how to contact the slave device.
Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

Re: Octo SPI

john71 — Wed, 10 Nov 2021 07:18:59 GMT

Thanks a lot for the link. As soon as I will learn chines I'll use it.

Meanwhile as I try to implement a slave side I need to understand - how can I control a master read cycle as a slave.

Regards.