<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX RT Crossover MCUsのトピックRe: spi interface</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/spi-interface/m-p/1271825#M14094</link>
    <description>&lt;P&gt;You can refer to my answer in the following post.&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-RT/pn7462-interface/m-p/1271041" target="_blank"&gt; Re: pn7462 interface - NXP Community &lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Felipe&lt;/P&gt;</description>
    <pubDate>Tue, 04 May 2021 16:39:50 GMT</pubDate>
    <dc:creator>FelipeGarcia</dc:creator>
    <dc:date>2021-05-04T16:39:50Z</dc:date>
    <item>
      <title>spi interface</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/spi-interface/m-p/1270648#M14056</link>
      <description>&lt;P&gt;please help us;&lt;/P&gt;&lt;P&gt;we area trying to spi interface&amp;nbsp; b/w 1176 with 7462 nfc reader , i checked with logic analyzer it will not generating any&amp;nbsp; signals . help us to how to configure and send data,&amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;how to change the wakeup mode , the default we press "F8" it will debug, i wants to change spi intrupt to wake up and data to sent and receive in spi only , in this case it prints the data in console we wants to prints the data in terminal how to change it ...&lt;/P&gt;&lt;P&gt;thankyou.......&lt;/P&gt;&lt;P&gt;int main(void) {&lt;/P&gt;&lt;P&gt;uint8_t bCount;&lt;BR /&gt;uint16_t status;&lt;/P&gt;&lt;P&gt;phFlashBoot_Main();&lt;/P&gt;&lt;P&gt;/* Initialize LED's */&lt;BR /&gt;phLED_Init();&lt;/P&gt;&lt;P&gt;/** Configure IRQ and Data ready ping to LOW on bootup*/&lt;BR /&gt;PH_REG_CLEAR_BIT(PCR_PADOUT_REG, PADOUT_IRQ);&lt;/P&gt;&lt;P&gt;/** Configure the Data Ready pin as OUTPUT */&lt;BR /&gt;PH_REG_SET_BITN(PCR_PADGPIO1_REG,&lt;BR /&gt;PCR_PADGPIO1_REG_GPIO1_EN_OUT_POS);&lt;/P&gt;&lt;P&gt;/** De-Assert the Data Ready pin.*/&lt;BR /&gt;PH_REG_CLEAR_BIT(PCR_PADOUT_REG, PADOUT_GPIO1);&lt;/P&gt;&lt;P&gt;/*Configuring GPIO's 4,5,6,7,8 as Inputs*/&lt;BR /&gt;for(bCount = 4 ; bCount &amp;lt; 9 ;bCount ++)&lt;BR /&gt;{&lt;BR /&gt;phhalPcr_ConfigPuPd(bCount,false,true);&lt;BR /&gt;phhalPcr_ConfigInput(bCount,true,false,false,false,true,false);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;PH_HAL_GPIO_SETGPIOVAL(PH_EXHIF_HW_GPIO_IN_PORT_L,0);&lt;BR /&gt;PH_HAL_GPIO_SETGPIOVAL(PH_EXHIF_HW_GPIO_IN_PORT_H,1);&lt;/P&gt;&lt;P&gt;PH_HAL_GPIO_SETGPIOVAL(PH_EXHIF_HW_GPIO_COMM_PORT_L,0);&lt;BR /&gt;PH_HAL_GPIO_SETGPIOVAL(PH_EXHIF_HW_GPIO_COMM_PORT_M,1);&lt;BR /&gt;PH_HAL_GPIO_SETGPIOVAL(PH_EXHIF_HW_GPIO_COMM_PORT_H,0);&lt;/P&gt;&lt;P&gt;/* Create the Event group for HIF transactions */&lt;BR /&gt;gphExHif_Hw_HifEvents = phRtos_EventGroupCreate();&lt;/P&gt;&lt;P&gt;/* Execute the Hif Application*/&lt;BR /&gt;phExHif_HifTask();&lt;BR /&gt;phhalSPIM_Init(PH_HW_SPIM_TIMEOUT) ;&lt;BR /&gt;phhalSPIM_Configure(0, 0,E_SPIM_MODE1, 3,0, 0) ;&lt;BR /&gt;while(1)&lt;BR /&gt;{&lt;BR /&gt;status =phhalSPIM_Transmit(PH_EXHIF_HW_SPIM_SLAVE, PH_EXHIF_HW_SPIM_INIT_CRC, PH_EXHIF_HW_SPIM_APPEND_CRC, PH_EXHIF_HW_SPIM_CRC_INIT, 1, cmd_buf, PH_EXHIF_HW_SPIM_CRC_OFFSET);&lt;BR /&gt;LOG_X32("sent data status : ",status);&lt;BR /&gt;}&lt;BR /&gt;/*&lt;BR /&gt;status = phhalSPIM_Receive(PH_EXHIF_HW_SPIM_SLAVE, PH_EXHIF_HW_SPIM_INIT_CRC, PH_EXHIF_HW_SPIM_CRC_INIT, 1, dst, PH_EXHIF_HW_SPIM_CRC_OFFSET);&lt;BR /&gt;*/&lt;/P&gt;&lt;P&gt;return 0;&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;</description>
      <pubDate>Fri, 30 Apr 2021 05:11:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/spi-interface/m-p/1270648#M14056</guid>
      <dc:creator>amarsoma05</dc:creator>
      <dc:date>2021-04-30T05:11:18Z</dc:date>
    </item>
    <item>
      <title>Re: spi interface</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/spi-interface/m-p/1271825#M14094</link>
      <description>&lt;P&gt;You can refer to my answer in the following post.&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-RT/pn7462-interface/m-p/1271041" target="_blank"&gt; Re: pn7462 interface - NXP Community &lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Felipe&lt;/P&gt;</description>
      <pubDate>Tue, 04 May 2021 16:39:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/spi-interface/m-p/1271825#M14094</guid>
      <dc:creator>FelipeGarcia</dc:creator>
      <dc:date>2021-05-04T16:39:50Z</dc:date>
    </item>
  </channel>
</rss>

