<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: [i.MX RT1172] How to Set OTFAD ENABLE via eFuse in i.MX RT Crossover MCUs</title>
    <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/i-MX-RT1172-How-to-Set-OTFAD-ENABLE-via-eFuse/m-p/1271392#M14084</link>
    <description>&lt;P&gt;Hello,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;The boot ROM enables Encrypt XiP via OTFAD when the ENCRYPT_XIP_ENGINE fuse (0x970[12]) is 0 and if either of the following conditions is met:&lt;/P&gt;
&lt;UL&gt;
&lt;LI&gt;The ENCRYPT_XIP_EN fuse bit (0x940[1]) is blown.&lt;/LI&gt;
&lt;LI&gt;The BOOT_CFG_1[1] pin is asserted when the BOOT_CFG settings are sampled from the BOOT_CFG pins.&lt;/LI&gt;
&lt;/UL&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Victor&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Mon, 03 May 2021 18:32:22 GMT</pubDate>
    <dc:creator>victorjimenez</dc:creator>
    <dc:date>2021-05-03T18:32:22Z</dc:date>
    <item>
      <title>[i.MX RT1172] How to Set OTFAD ENABLE via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/i-MX-RT1172-How-to-Set-OTFAD-ENABLE-via-eFuse/m-p/1270853#M14068</link>
      <description>&lt;P&gt;I cannot find a certain place in the SRM doc that describes how to enable the OTFAD (via eFuse).&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Miller_0-1619786324113.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/143741i7021353468E5BA55/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Miller_0-1619786324113.png" alt="Miller_0-1619786324113.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Does it mean the&amp;nbsp;OTFADx_KEY_BLOB_EN?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Issue:&lt;/P&gt;&lt;P&gt;I have already set the eFuse USER_KEY5 / key_scramble /&amp;nbsp;key_scramble_align /&amp;nbsp;OTFADx_SCRAMBLE_EN /&amp;nbsp;OTFADx_KEY_BLOB_EN / SRKH /&amp;nbsp;BOOT_CFG1[1] .&lt;/P&gt;&lt;P&gt;Boot Mode uses GPIO Internal Boot.&lt;/P&gt;&lt;P&gt;(SEC_CONFIG /&amp;nbsp;OTFADx_KEY_SEL /&amp;nbsp;BT_FUSE_SEL use default value)&lt;/P&gt;&lt;P&gt;In this case, the processor runs normally&amp;nbsp;if burns the signed image, the processor boots failure if burns the signed and encrypted image.&lt;/P&gt;&lt;P&gt;When the processor runs normally, read the register OTFAD1 and GE/GEM value is 0.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Miller_1-1619787837534.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/143742iB82E9D1C40BFCD68/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Miller_1-1619787837534.png" alt="Miller_1-1619787837534.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;So,&amp;nbsp; how can I make the GE/GEM to 1?&lt;/P&gt;</description>
      <pubDate>Fri, 30 Apr 2021 13:06:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/i-MX-RT1172-How-to-Set-OTFAD-ENABLE-via-eFuse/m-p/1270853#M14068</guid>
      <dc:creator>Miller</dc:creator>
      <dc:date>2021-04-30T13:06:36Z</dc:date>
    </item>
    <item>
      <title>Re: [i.MX RT1172] How to Set OTFAD ENABLE via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/i-MX-RT1172-How-to-Set-OTFAD-ENABLE-via-eFuse/m-p/1271392#M14084</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;The boot ROM enables Encrypt XiP via OTFAD when the ENCRYPT_XIP_ENGINE fuse (0x970[12]) is 0 and if either of the following conditions is met:&lt;/P&gt;
&lt;UL&gt;
&lt;LI&gt;The ENCRYPT_XIP_EN fuse bit (0x940[1]) is blown.&lt;/LI&gt;
&lt;LI&gt;The BOOT_CFG_1[1] pin is asserted when the BOOT_CFG settings are sampled from the BOOT_CFG pins.&lt;/LI&gt;
&lt;/UL&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Victor&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 03 May 2021 18:32:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/i-MX-RT1172-How-to-Set-OTFAD-ENABLE-via-eFuse/m-p/1271392#M14084</guid>
      <dc:creator>victorjimenez</dc:creator>
      <dc:date>2021-05-03T18:32:22Z</dc:date>
    </item>
    <item>
      <title>Re: [i.MX RT1172] How to Set OTFAD ENABLE via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/i-MX-RT1172-How-to-Set-OTFAD-ENABLE-via-eFuse/m-p/1274147#M14158</link>
      <description>&lt;P&gt;If the Config-GPIO already used by another feature, set this fuse to 1 and OTFAD may run normally.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Miller_0-1620609750219.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/144301iA87A096B339BD1C3/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Miller_0-1620609750219.png" alt="Miller_0-1620609750219.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 10 May 2021 02:34:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-RT-Crossover-MCUs/i-MX-RT1172-How-to-Set-OTFAD-ENABLE-via-eFuse/m-p/1274147#M14158</guid>
      <dc:creator>Miller</dc:creator>
      <dc:date>2021-05-10T02:34:40Z</dc:date>
    </item>
  </channel>
</rss>

