<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX6ULL : Interface 32-bit LPDDR2 memory with processor in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-Interface-32-bit-LPDDR2-memory-with-processor/m-p/652221#M99795</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sunil&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check below link with similar issue&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://forums.xilinx.com/t5/Embedded-Processor-System-Design/32-bit-LPDDR2-component-with-a-16bit-controller/td-p/370939" title="https://forums.xilinx.com/t5/Embedded-Processor-System-Design/32-bit-LPDDR2-component-with-a-16bit-controller/td-p/370939"&gt;Solved: 32 bit LPDDR2 component with a 16bit controller - Community Forums&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 03 Jan 2017 04:15:26 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2017-01-03T04:15:26Z</dc:date>
    <item>
      <title>i.MX6ULL : Interface 32-bit LPDDR2 memory with processor</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-Interface-32-bit-LPDDR2-memory-with-processor/m-p/652220#M99794</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;We want to interface 32-bit LPDDR2 (4Gb) eMCP memory with i.MX6ULL processor.&lt;/P&gt;&lt;P&gt;But i.MX6ULL has only 16-bit memory controller.&lt;/P&gt;&lt;P&gt;Could you please let me know where to terminate unused DQ31-DQ16 data line of LPDDR2 memory and other related control pins (Mask and Data Strobe)?&lt;/P&gt;&lt;P&gt;If we don't connect DQ31-DQ16 data lines of memory than can we still able to use full LPDDR2 memory space (4Gb)?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 31 Dec 2016 12:38:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-Interface-32-bit-LPDDR2-memory-with-processor/m-p/652220#M99794</guid>
      <dc:creator>sunildhaduk</dc:creator>
      <dc:date>2016-12-31T12:38:02Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6ULL : Interface 32-bit LPDDR2 memory with processor</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-Interface-32-bit-LPDDR2-memory-with-processor/m-p/652221#M99795</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sunil&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check below link with similar issue&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://forums.xilinx.com/t5/Embedded-Processor-System-Design/32-bit-LPDDR2-component-with-a-16bit-controller/td-p/370939" title="https://forums.xilinx.com/t5/Embedded-Processor-System-Design/32-bit-LPDDR2-component-with-a-16bit-controller/td-p/370939"&gt;Solved: 32 bit LPDDR2 component with a 16bit controller - Community Forums&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Jan 2017 04:15:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6ULL-Interface-32-bit-LPDDR2-memory-with-processor/m-p/652221#M99795</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-01-03T04:15:26Z</dc:date>
    </item>
  </channel>
</rss>

