<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Sharing a GPIO bank between A9 and M4 in i.MX6SX</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649594#M99372</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;seems it can be done in&amp;nbsp; mach-imx6sx.c&lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fgit.freescale.com%2Fgit%2Fcgit.cgi%2Fimx%2Flinux-2.6-imx.git%2Ftree%2Farch%2Farm%2Fmach-imx%2Fmach-imx6sx.c%3Fh%3Dimx_4.1.15_1.0.0_ga" rel="nofollow" target="_blank"&gt;http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/tree/arch/arm/mach-imx/mach-imx6sx.c?h=imx_4.1.15_1.0.0_ga&lt;/A&gt;&lt;BR /&gt;RDC programming examples can be found in &lt;BR /&gt;FreeRTOS_BSP_i.MX6SX - Windows installer (REV 1.0.0) &lt;BR /&gt;&lt;A href="https://www.nxp.com/webapp/sps/download/license.jsp?colCode=FREERTOS_MX6SX_1.0.0_WIN&amp;amp;appType=file1&amp;amp;location=null&amp;amp;DOWNLOAD_ID=null"&gt;https://www.nxp.com/webapp/sps/download/license.jsp?colCode=FREERTOS_MX6SX_1.0.0_WIN&amp;amp;appType=file1&amp;amp;location=null&amp;amp;DOWNLOAD_ID=null&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 27 Sep 2016 00:17:30 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2016-09-27T00:17:30Z</dc:date>
    <item>
      <title>Sharing a GPIO bank between A9 and M4 in i.MX6SX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649589#M99367</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;Can I share a different GPIO pins belonging to same GPIO bank between A9 and M4 in i.MX6SoloX? &amp;nbsp;For example, Can I use GPIO Pin-0 of GPIO Bank-3 in M4 and GPIO Pin-1 of GPIO Bank-3 in A9?&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Balaji.V&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 25 Sep 2016 04:55:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649589#M99367</guid>
      <dc:creator>Balaji_ng</dc:creator>
      <dc:date>2016-09-25T04:55:44Z</dc:date>
    </item>
    <item>
      <title>Re: Sharing a GPIO bank between A9 and M4 in i.MX6SX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649590#M99368</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Balaji&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;only whole GPIO module can be shared, not particular GPIO bits,&lt;/P&gt;&lt;P&gt;please look at description of RDC in Chapter 52 Resource Domain Controller (RDC)&lt;/P&gt;&lt;P&gt;i.MX6SX Reference Manual&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2F32bit%2Fdoc%2Fref_manual%2FIMX6SXRM.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6SXRM.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 25 Sep 2016 23:28:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649590#M99368</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-09-25T23:28:36Z</dc:date>
    </item>
    <item>
      <title>Re: Sharing a GPIO bank between A9 and M4 in i.MX6SX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649591#M99369</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;But my exercise is proving otherwise.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Let me explain my setup.&lt;/P&gt;&lt;P&gt;1. I have a i.MX6SoloX SDB.&lt;/P&gt;&lt;P&gt;In M4:&amp;nbsp;&lt;/P&gt;&lt;P&gt;1. Configured 5 GPIOs as outputs. (GPIO3.20, GPIO3.21&lt;SPAN&gt;, GPIO3.22&lt;/SPAN&gt;&lt;SPAN&gt;, GPIO3.23&lt;/SPAN&gt;&lt;SPAN&gt;, GPIO3.24&lt;/SPAN&gt;).&lt;/P&gt;&lt;P&gt;2. Configured 1 GPIO as input (GPIO3.27).&lt;/P&gt;&lt;P&gt;3. In a while loop, I am toggling the 5 output GPIOs, scan the Input GPIO and print its state.&lt;/P&gt;&lt;P&gt;In A9:&lt;/P&gt;&lt;P&gt;1. I am using&amp;nbsp;imx6sx-sdb-m4.dts.&lt;/P&gt;&lt;P&gt;2. In&amp;nbsp;imx6sx-sdb.dtsi, added the 16 GPIOs entries (corresponding to GPIO3.1 to GPIO3.16) in the pinctrl_hog group. Below is a snippet of this file.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;PRE&gt;&amp;amp;iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = &amp;lt;&amp;amp;pinctrl_hog &amp;amp;pinctrl_can_gpios&amp;gt;;

 imx6x-sdb {
 pinctrl_hog: hoggrp {
 fsl,pins = &amp;lt;
 MX6SX_PAD_SD1_DATA0__GPIO6_IO_2 0x17059
 MX6SX_PAD_SD1_DATA3__GPIO6_IO_5 0xb000
 MX6SX_PAD_CSI_DATA03__GPIO1_IO_17 0x17059
 MX6SX_PAD_CSI_DATA04__GPIO1_IO_18 0x17059
 MX6SX_PAD_CSI_DATA05__GPIO1_IO_19 0x17059

 MX6SX_PAD_LCD1_DATA00__GPIO3_IO_1 0x17059
 MX6SX_PAD_LCD1_DATA01__GPIO3_IO_2 0x17059
 MX6SX_PAD_LCD1_DATA02__GPIO3_IO_3 0x17059
 MX6SX_PAD_LCD1_DATA03__GPIO3_IO_4 0x17059
 MX6SX_PAD_LCD1_DATA04__GPIO3_IO_5 0x17059
 MX6SX_PAD_LCD1_DATA05__GPIO3_IO_6 0x17059
 MX6SX_PAD_LCD1_DATA06__GPIO3_IO_7 0x17059
 MX6SX_PAD_LCD1_DATA07__GPIO3_IO_8 0x17059
 MX6SX_PAD_LCD1_DATA08__GPIO3_IO_9 0x17059
 MX6SX_PAD_LCD1_DATA09__GPIO3_IO_10 0x17059
 MX6SX_PAD_LCD1_DATA10__GPIO3_IO_11 0x17059
 MX6SX_PAD_LCD1_DATA11__GPIO3_IO_12 0x17059
 MX6SX_PAD_LCD1_DATA12__GPIO3_IO_13 0x17059
 MX6SX_PAD_LCD1_DATA13__GPIO3_IO_14 0x17059
 MX6SX_PAD_LCD1_DATA14__GPIO3_IO_15 0x17059
 MX6SX_PAD_LCD1_DATA15__GPIO3_IO_16 0x17059
 MX6SX_PAD_LCD1_DATA18__GPIO3_IO_19 0x17059
 &amp;gt;;
 };&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3.&amp;nbsp;Script that toggles 16 GPIOs continuously, configuring them as outputs (GPIO3.1 to GPIO3.16) through sys interface.&lt;/P&gt;&lt;P&gt;Now according to your claim, the GPIOs that are being toggled through sys interface on A9 should not toggle, because they are being continuously toggled and monitored from M4. But I am able to see both running&amp;nbsp;&lt;SPAN style="line-height: 1.73;"&gt;parallelly, though both belong to same GPIO Bank.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;I would like to know why am I able to toggle&amp;nbsp;&lt;/P&gt;&lt;P&gt;Request you to let me know if you require anything else.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Balaji. V&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Sep 2016 09:55:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649591#M99369</guid>
      <dc:creator>Balaji_ng</dc:creator>
      <dc:date>2016-09-26T09:55:28Z</dc:date>
    </item>
    <item>
      <title>Re: Sharing a GPIO bank between A9 and M4 in i.MX6SX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649592#M99370</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;if you did not configured RDC, then both A9 and M4&lt;/P&gt;&lt;P&gt;will be able to access GPIO.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Sep 2016 10:53:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649592#M99370</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-09-26T10:53:27Z</dc:date>
    </item>
    <item>
      <title>Re: Sharing a GPIO bank between A9 and M4 in i.MX6SX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649593#M99371</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Kindly let me know where (is it in U-Boot or M4 App or as a Kernel driver) and how to configure the RDC?&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Balaji.V&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 Sep 2016 12:50:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649593#M99371</guid>
      <dc:creator>Balaji_ng</dc:creator>
      <dc:date>2016-09-26T12:50:37Z</dc:date>
    </item>
    <item>
      <title>Re: Sharing a GPIO bank between A9 and M4 in i.MX6SX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649594#M99372</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;seems it can be done in&amp;nbsp; mach-imx6sx.c&lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fgit.freescale.com%2Fgit%2Fcgit.cgi%2Fimx%2Flinux-2.6-imx.git%2Ftree%2Farch%2Farm%2Fmach-imx%2Fmach-imx6sx.c%3Fh%3Dimx_4.1.15_1.0.0_ga" rel="nofollow" target="_blank"&gt;http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/tree/arch/arm/mach-imx/mach-imx6sx.c?h=imx_4.1.15_1.0.0_ga&lt;/A&gt;&lt;BR /&gt;RDC programming examples can be found in &lt;BR /&gt;FreeRTOS_BSP_i.MX6SX - Windows installer (REV 1.0.0) &lt;BR /&gt;&lt;A href="https://www.nxp.com/webapp/sps/download/license.jsp?colCode=FREERTOS_MX6SX_1.0.0_WIN&amp;amp;appType=file1&amp;amp;location=null&amp;amp;DOWNLOAD_ID=null"&gt;https://www.nxp.com/webapp/sps/download/license.jsp?colCode=FREERTOS_MX6SX_1.0.0_WIN&amp;amp;appType=file1&amp;amp;location=null&amp;amp;DOWNLOAD_ID=null&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Sep 2016 00:17:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Sharing-a-GPIO-bank-between-A9-and-M4-in-i-MX6SX/m-p/649594#M99372</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-09-27T00:17:30Z</dc:date>
    </item>
  </channel>
</rss>

