<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 How to generate interrupt INT7 in GPIO1?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648690#M99174</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I need individual interrupt from pad GPIO_7. I configured registers connected with GPIO, IOMUXC - similar as in&amp;nbsp;&lt;A href="https://community.nxp.com/thread/303144"&gt;Interrupts with GPIO1 INT0-7&lt;/A&gt;&amp;nbsp;, and GIC registers. When I have interrupt handler bounded with IRQ 98, it works. When I have interrupt handler bounded with IRQ 90, it doesn't work. According to&amp;nbsp;i.MX 6Dual/6Quad Applications&lt;BR /&gt;Processor Reference Manual,&amp;nbsp;&lt;SPAN&gt;GPIO_7, ARM processor&amp;nbsp;should receive also individual interrupt from GPIO_7.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;How to configure iMX6Q to reveive individual interrupt, IRQ 90 ?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 05 Dec 2016 12:17:01 GMT</pubDate>
    <dc:creator>Markon</dc:creator>
    <dc:date>2016-12-05T12:17:01Z</dc:date>
    <item>
      <title>How to generate interrupt INT7 in GPIO1?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648690#M99174</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I need individual interrupt from pad GPIO_7. I configured registers connected with GPIO, IOMUXC - similar as in&amp;nbsp;&lt;A href="https://community.nxp.com/thread/303144"&gt;Interrupts with GPIO1 INT0-7&lt;/A&gt;&amp;nbsp;, and GIC registers. When I have interrupt handler bounded with IRQ 98, it works. When I have interrupt handler bounded with IRQ 90, it doesn't work. According to&amp;nbsp;i.MX 6Dual/6Quad Applications&lt;BR /&gt;Processor Reference Manual,&amp;nbsp;&lt;SPAN&gt;GPIO_7, ARM processor&amp;nbsp;should receive also individual interrupt from GPIO_7.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;How to configure iMX6Q to reveive individual interrupt, IRQ 90 ?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 05 Dec 2016 12:17:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648690#M99174</guid>
      <dc:creator>Markon</dc:creator>
      <dc:date>2016-12-05T12:17:01Z</dc:date>
    </item>
    <item>
      <title>Re: How to generate interrupt INT7 in GPIO1?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648691#M99175</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please refer chapter 3.2.4 "Interrupt Source Code Structure" of i.MX Linux Reference Manual.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Victor&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Dec 2016 07:38:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648691#M99175</guid>
      <dc:creator>b36401</dc:creator>
      <dc:date>2016-12-06T07:38:35Z</dc:date>
    </item>
    <item>
      <title>Re: How to generate interrupt INT7 in GPIO1?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648692#M99176</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I'm not good in Linux. I work on FreeRTOS and I'm looking for solution connected close to hardware.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Dec 2016 08:35:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648692#M99176</guid>
      <dc:creator>Markon</dc:creator>
      <dc:date>2016-12-06T08:35:42Z</dc:date>
    </item>
    <item>
      <title>Re: How to generate interrupt INT7 in GPIO1?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648693#M99177</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;Also, the following may be helpful.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/442814"&gt;How do I configure  the INT0-INT7 interrupt request of GPIO1 source?&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/message/311136"&gt;https://community.nxp.com/message/311136&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Oct 2017 05:43:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-generate-interrupt-INT7-in-GPIO1/m-p/648693#M99177</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2017-10-20T05:43:45Z</dc:date>
    </item>
  </channel>
</rss>

