<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: NAND / boot / efuses</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192467#M9885</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are booting the iMX53 over NAND.&amp;nbsp; We are using an 8 bit 2Gb part from Micron and the data bus is connected to the pata_data{0..7}.&amp;nbsp; From a tool side, I am not sure how the software guy did it.&amp;nbsp; But I do know that there was some flaws in small block NAND u-boot and kernel support and we were working our way through that when we decided to go the 2Gb part.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 01 Dec 2011 15:39:02 GMT</pubDate>
    <dc:creator>DougMartens</dc:creator>
    <dc:date>2011-12-01T15:39:02Z</dc:date>
    <item>
      <title>NAND / boot / efuses</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192465#M9883</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'm having some questions, please read on.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I would like to interface a NAND flash with the IMX53, when using the IO-MUX_tool I get the recommendation of connecting this NAND-flash to the PATA_DATA_xx pins , but while looking in the KERNEL-sources 2.6.35.x there seems to be none of the eval-boards that has the NAND connected to the PATA_DATA_xx pins but in stead of PATA_DATA_xx but EIM_DAxx used.&lt;/P&gt;&lt;P&gt;Is there any particular reason for this ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Anyone succeeded in booting the IMX53 from NAND?&lt;/P&gt;&lt;P&gt;If so, I wonder if you have a 'tool' to create a valid NAND-flash-image (ref to NAND-FCB and NAND-DBBT format, page 500/501 ref manual).&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Is there a known-working u-boot that boots from NAND, and that has USB support as well?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Is there any one that has a 'FUSE-tool' that allows me to blow-efuses, that is relative safe?&lt;/P&gt;&lt;P&gt;Because I see, that may of you have been having troubles (which means breaking boards) while 'expirimenting' with efuses.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank You,&lt;/P&gt;&lt;P&gt;Noel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 01 Dec 2011 08:01:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192465#M9883</guid>
      <dc:creator>Noel_V</dc:creator>
      <dc:date>2011-12-01T08:01:08Z</dc:date>
    </item>
    <item>
      <title>Re: NAND / boot / efuses</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192466#M9884</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes Noel,&lt;/P&gt;&lt;P&gt;Better not go for eFUSES,&amp;nbsp; They are only useful, when the product is on mass production.&lt;/P&gt;&lt;P&gt;Cannot comment on NAND usage.&lt;/P&gt;&lt;P&gt;Regards&amp;nbsp; ::&amp;nbsp;&amp;nbsp;&amp;nbsp; Krishna Pavan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 01 Dec 2011 08:50:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192466#M9884</guid>
      <dc:creator>KrishnaPavan</dc:creator>
      <dc:date>2011-12-01T08:50:38Z</dc:date>
    </item>
    <item>
      <title>Re: NAND / boot / efuses</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192467#M9885</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are booting the iMX53 over NAND.&amp;nbsp; We are using an 8 bit 2Gb part from Micron and the data bus is connected to the pata_data{0..7}.&amp;nbsp; From a tool side, I am not sure how the software guy did it.&amp;nbsp; But I do know that there was some flaws in small block NAND u-boot and kernel support and we were working our way through that when we decided to go the 2Gb part.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 01 Dec 2011 15:39:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192467#M9885</guid>
      <dc:creator>DougMartens</dc:creator>
      <dc:date>2011-12-01T15:39:02Z</dc:date>
    </item>
    <item>
      <title>Re: NAND / boot / efuses</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192468#M9886</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Look here for some info on ubifs for NAND and fuse blowing examples:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="http://imxcommunity.org/group/imx53hardwaredesign/forum/topics/flashing-nand-with-ubifs-and-burning-fuses-on-an-i-mx53-board" target="_blank"&gt;http://imxcommunity.org/group/imx53hardwaredesign/forum/topics/flashing-nand-with-ubifs-and-burning-fuses-on-an-i-mx53-board&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 01 Dec 2011 22:09:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-efuses/m-p/192468#M9886</guid>
      <dc:creator>mdc</dc:creator>
      <dc:date>2011-12-01T22:09:44Z</dc:date>
    </item>
  </channel>
</rss>

