<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: SPI MISO non-functional in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/SPI-MISO-non-functional/m-p/646454#M98702</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Do you set the GPIO pin for the cs-gpios?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Attached is a BSP porting guide. You can take the section 5.2.2 " Selecting SPI NOR on the Linux Image" for reference.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 21 Oct 2016 08:21:42 GMT</pubDate>
    <dc:creator>jimmychan</dc:creator>
    <dc:date>2016-10-21T08:21:42Z</dc:date>
    <item>
      <title>SPI MISO non-functional</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SPI-MISO-non-functional/m-p/646453#M98701</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;I’ve seen on multiple busses is that the MISO just outright doesn’t work in linux. We are using kernel 3.15 (boundary branch).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;The behavior is (on and IMX6 quad plus):&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;In UBoot:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;SPI 4 appears to be fully functional. I am able to read/write and see all the data expected.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;In linux, it seems to be writing, I see the data on a logic analyzer, however the MISO is just flat.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;The CLK, SSO, and MOSI all seem to function properly. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;This is using the same bit patterns as what is sent In U-Boot.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;For ECSPI4 the device tree entries are as follow:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;Pin-ctrl group:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;MX6QDL_PAD_EIM_D22__ECSPI4_MISO&amp;nbsp;&amp;nbsp; 0x100b1&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;MX6QDL_PAD_EIM_D28__ECSPI4_MOSI&amp;nbsp;&amp;nbsp; 0x100b1&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;MX6QDL_PAD_EIM_D21__ECSPI4_SCLK&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x100b1&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;amp;ecspi4 {&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;fsl,spi-num-chipselects = &amp;lt;1&amp;gt;;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;cs-gpios = (&amp;amp;gpio3 20 GPIO_ACTIVE_LOW&amp;gt;;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;pinctrl-names = “default”;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;pinctrl-0 = &amp;amp;pinctrl_ecspi4&amp;gt;;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;status = “okay”;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;spidev0@00 {&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;compatible = “spidev”;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;spi-max-freuqnecy = &amp;lt;20000000&amp;gt;;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;reg = &amp;lt;0&amp;gt;;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;};&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;};&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;The above code I had to type out real quick (developed in VM on windows machine so I couldn’t copy/paste)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;Weve also seen this issue on ECSPI2 where with a logic analyzer, we see the data being written out on the bus, but no reply&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 18 Oct 2016 15:26:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SPI-MISO-non-functional/m-p/646453#M98701</guid>
      <dc:creator>mmonto58</dc:creator>
      <dc:date>2016-10-18T15:26:44Z</dc:date>
    </item>
    <item>
      <title>Re: SPI MISO non-functional</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SPI-MISO-non-functional/m-p/646454#M98702</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Do you set the GPIO pin for the cs-gpios?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Attached is a BSP porting guide. You can take the section 5.2.2 " Selecting SPI NOR on the Linux Image" for reference.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 21 Oct 2016 08:21:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SPI-MISO-non-functional/m-p/646454#M98702</guid>
      <dc:creator>jimmychan</dc:creator>
      <dc:date>2016-10-21T08:21:42Z</dc:date>
    </item>
  </channel>
</rss>

