<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: A7 memory map of i.MX7 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641275#M97867</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; CA7 core&amp;nbsp; of i.MX7 can access TCM of CM4 via CA7 memory area,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;shown in Cortex-A7 Memory Map .&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct &lt;BR /&gt;Answer button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 10 Nov 2016 02:24:25 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2016-11-10T02:24:25Z</dc:date>
    <item>
      <title>A7 memory map of i.MX7</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641274#M97866</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please tell me memory map of i.MX7D.&lt;/P&gt;&lt;P&gt;Accroding to the section 2.1.2 Cortex-A7 Memory Map of&amp;nbsp; &lt;A href="http://www.nxp.com/files/32bit/doc/ref_manual/IMX7DRM.pdf?fasp=1&amp;amp;WT_TYPE=Reference%20Manuals&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf"&gt;IMX7DRM Rev. 0.1, 08/2016&lt;/A&gt;, the memory map has TCM region as follow.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/7639i50B2405404F42E92/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q1.&lt;/P&gt;&lt;P&gt;Is it a different TCM&amp;nbsp;which is inplemented to M4 ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q2.&lt;/P&gt;&lt;P&gt;If Q1 is yes, could you provide me a block diagram which shows connection with A7 ?&lt;/P&gt;&lt;P&gt;I want&amp;nbsp;to know the connection whether it connect bia L1 cache and L2 cache or not.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q3.&lt;/P&gt;&lt;P&gt;If Q1 is no, can A7 access to the TCM&amp;nbsp;?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Ko-hey&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 09 Nov 2016 02:09:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641274#M97866</guid>
      <dc:creator>ko-hey</dc:creator>
      <dc:date>2016-11-09T02:09:26Z</dc:date>
    </item>
    <item>
      <title>Re: A7 memory map of i.MX7</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641275#M97867</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; CA7 core&amp;nbsp; of i.MX7 can access TCM of CM4 via CA7 memory area,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;shown in Cortex-A7 Memory Map .&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct &lt;BR /&gt;Answer button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Nov 2016 02:24:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641275#M97867</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-11-10T02:24:25Z</dc:date>
    </item>
    <item>
      <title>Re: A7 memory map of i.MX7</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641276#M97868</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;Hi Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;Thank you for reply.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;So the TCM is implemented to only M4 and Cortex-a7 can access to TCM.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;Am I correct ?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;Ko&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;-hey&lt;/SPAN&gt;&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Nov 2016 04:47:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641276#M97868</guid>
      <dc:creator>ko-hey</dc:creator>
      <dc:date>2016-11-10T04:47:21Z</dc:date>
    </item>
    <item>
      <title>Re: A7 memory map of i.MX7</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641277#M97869</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Nov 2016 05:41:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641277#M97869</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-11-10T05:41:43Z</dc:date>
    </item>
    <item>
      <title>Re: A7 memory map of i.MX7</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641278#M97870</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;Thank you.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size:10.0pt;mso-bidi-font-size:11.0pt;mso-ascii-font-family:Arial;mso-fareast-font-family: MS Gothic ;mso-hansi-font-family:Arial;color:black;"&gt;Ko-hey&lt;/SPAN&gt;&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Nov 2016 08:26:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/A7-memory-map-of-i-MX7/m-p/641278#M97870</guid>
      <dc:creator>ko-hey</dc:creator>
      <dc:date>2016-11-10T08:26:17Z</dc:date>
    </item>
  </channel>
</rss>

