<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Question, i.MX7D SABRE PCIe in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX7D-SABRE-PCIe/m-p/641204#M97838</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear team,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to ask about PCIe of i.MX7D SABRE board.&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I found the following statement about PCIe use in your i.MX Linux Release Notes(IMXLXRN, Rev. L4.1.15_2.0.0-ga).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;In Table-22;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Desc.: “Cannot probe up PCIe devices on Rev. C board.”&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Workaround: “Hardware rework is required. Rework: Change C459&amp;amp;C458 caps to 0 ohm resistors.”&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Does the above mean that PCIe on Rev.C i.MX 7Dual SABRE-SD board does not work without the rework of C459&amp;amp;C458?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;And do you know that PCIe on the Rev.D board can surely work without any workaround?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Miyamoto&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 24 Jan 2017 00:58:48 GMT</pubDate>
    <dc:creator>Aemj</dc:creator>
    <dc:date>2017-01-24T00:58:48Z</dc:date>
    <item>
      <title>Question, i.MX7D SABRE PCIe</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX7D-SABRE-PCIe/m-p/641204#M97838</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear team,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to ask about PCIe of i.MX7D SABRE board.&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I found the following statement about PCIe use in your i.MX Linux Release Notes(IMXLXRN, Rev. L4.1.15_2.0.0-ga).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;In Table-22;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Desc.: “Cannot probe up PCIe devices on Rev. C board.”&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Workaround: “Hardware rework is required. Rework: Change C459&amp;amp;C458 caps to 0 ohm resistors.”&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Does the above mean that PCIe on Rev.C i.MX 7Dual SABRE-SD board does not work without the rework of C459&amp;amp;C458?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;And do you know that PCIe on the Rev.D board can surely work without any workaround?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Miyamoto&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Jan 2017 00:58:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX7D-SABRE-PCIe/m-p/641204#M97838</guid>
      <dc:creator>Aemj</dc:creator>
      <dc:date>2017-01-24T00:58:48Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX7D SABRE PCIe</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX7D-SABRE-PCIe/m-p/641205#M97839</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Correct, &lt;SPAN&gt; "PCIe on Rev.C i.MX 7Dual SABRE-SD board does not work without the rework of C459&amp;amp;C458&lt;/SPAN&gt;".&lt;/P&gt;&lt;P&gt;The Rev.D has no changes regarding&amp;nbsp; &lt;SPAN&gt; C459 &amp;amp; C458 - so, the (PCIe) rework is needed for the Rev.D&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct Answer button. &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Jan 2017 02:46:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX7D-SABRE-PCIe/m-p/641205#M97839</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2017-01-24T02:46:36Z</dc:date>
    </item>
  </channel>
</rss>

