<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.mx6UL software priority masking for interrupt in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6UL-software-priority-masking-for-interrupt/m-p/639954#M97584</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Tee&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;proirities can be set using GIC (Generic Interrupt Controller) included in&lt;/P&gt;&lt;P&gt;Cortex-A7 platform and described in arm DDI0464D document&lt;BR /&gt;&lt;A class="link-titled" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0464d/index.html" title="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0464d/index.html"&gt;ARM Information Center&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 17 Oct 2016 11:09:33 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2016-10-17T11:09:33Z</dc:date>
    <item>
      <title>i.mx6UL software priority masking for interrupt</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6UL-software-priority-masking-for-interrupt/m-p/639953#M97583</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;I need to set my LCDIF interrupt to higher priority.&lt;/P&gt;&lt;P&gt;In the reference manual i see that the i.mx6UL supports software force registers and software priority masking for interrupt. However i am not able to find any further information about how to implement this.&lt;/P&gt;&lt;P&gt;Can anyone link me to the correct source on such implementation?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Regards,&lt;BR /&gt;Tee&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 17 Oct 2016 07:11:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6UL-software-priority-masking-for-interrupt/m-p/639953#M97583</guid>
      <dc:creator>zc_tee</dc:creator>
      <dc:date>2016-10-17T07:11:02Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6UL software priority masking for interrupt</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6UL-software-priority-masking-for-interrupt/m-p/639954#M97584</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Tee&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;proirities can be set using GIC (Generic Interrupt Controller) included in&lt;/P&gt;&lt;P&gt;Cortex-A7 platform and described in arm DDI0464D document&lt;BR /&gt;&lt;A class="link-titled" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0464d/index.html" title="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0464d/index.html"&gt;ARM Information Center&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 17 Oct 2016 11:09:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6UL-software-priority-masking-for-interrupt/m-p/639954#M97584</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-10-17T11:09:33Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx6UL software priority masking for interrupt</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx6UL-software-priority-masking-for-interrupt/m-p/639955#M97585</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks for the information. Will look into that.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Tee&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 18 Oct 2016 00:42:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx6UL-software-priority-masking-for-interrupt/m-p/639955#M97585</guid>
      <dc:creator>zc_tee</dc:creator>
      <dc:date>2016-10-18T00:42:59Z</dc:date>
    </item>
  </channel>
</rss>

