<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Why isn't the eMMC fast-boot failing over to normal boot? in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639621#M97532</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jon&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes as per eMMC specification:&lt;/P&gt;&lt;P&gt;Reset: CMD0 with argument of 0x00000000 or 0xF0F0F0F0, H/W reset&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 02 Mar 2019 02:51:18 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2019-03-02T02:51:18Z</dc:date>
    <item>
      <title>Why isn't the eMMC fast-boot failing over to normal boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639615#M97526</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We're using an eMMC 4.4.1 chip with our imx.6 design and trying to boot into u-boot using fast-boot mode (BOOT_CFG1[4]=1). &amp;nbsp;This mode works if the eMMC is in a pre-idle state (i.e., just after power-on reset). &amp;nbsp;If the imx.6 is reset without cycling power, the eMMC is NOT in pre-idle and therefore cannot enter fast-boot mode. &amp;nbsp;That's all fine and good, but the imx.6 FRM suggests that if fast-boot mode fails then the eMMC "boots as a normal MMC card from the selected boot partition" (that's a quote from table 8-16 of the FRM). &amp;nbsp;This isn't happening. &amp;nbsp;Instead, the imx.6 locks up and won't boot at all. &amp;nbsp;It's crucial for us that this fail-over behaviour works properly:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Desired behaviour:&lt;/P&gt;&lt;P&gt;Attempt fast-boot -&amp;gt; Fail -&amp;gt; Attempt normal-boot -&amp;gt; Succeed&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Observed behaviour:&lt;/P&gt;&lt;P&gt;Attempt fast-boot -&amp;gt; Fail -&amp;gt; Lock up&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Am I doing something wrong? &amp;nbsp;If I manually disable fast-boot mode then the boot process works properly, but I'm not seeing that fast-boot fail-over &lt;SPAN&gt;behaviour&lt;/SPAN&gt;. &amp;nbsp;We do not have a reset pin connected so it's not feasible to enable the hardware eMMC reset (BOOT_CFG1[1]).&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Any thoughts?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Additional information: Our BOOT_CFG is set to 0x0000DC70&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 08 Nov 2016 13:41:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639615#M97526</guid>
      <dc:creator>hughboddington</dc:creator>
      <dc:date>2016-11-08T13:41:04Z</dc:date>
    </item>
    <item>
      <title>Re: Why isn't the eMMC fast-boot failing over to normal boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639616#M97527</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Hugh&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i.MX6 supports special boot mode with CMD line low and it is described in eMMC&lt;BR /&gt;ver.4.4 specification JESD84-A44 sect.7.3.3 Boot operation p.36&amp;nbsp; as follows: &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"If the CMD line is held LOW for less than 74 clock cycles after power-up before CMD1 is issued, or the&lt;BR /&gt;master sends any normal MMC command other than CMD0 with argument 0xFFFFFFFA before initiating&lt;BR /&gt;boot mode, the slave shall not respond and shall be locked out of boot mode until the next power cycle or&lt;BR /&gt;hardware reset.."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So according to specification it is necessary to power cycle or use eMMC hardware reset signal.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 16 Nov 2016 08:33:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639616#M97527</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-11-16T08:33:55Z</dc:date>
    </item>
    <item>
      <title>Re: Why isn't the eMMC fast-boot failing over to normal boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639617#M97528</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;That is all true and I totally agree with you. &amp;nbsp;However, according to the imx6 FRM (table 8-16 in chapter 8.5.3.2):&lt;/P&gt;&lt;P&gt;"...ROM waits 1 second for data. If BOOT ACK or data was received then eMMC4.3/eMMC4.4 is booted in "Boot mode", otherwise eMMC4.3/eMMC4.4 &lt;STRONG&gt;boots as a&amp;nbsp;normal MMC card&lt;/STRONG&gt; from the selected boot partition."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;That implies to me that if the eMMC wasn't power cycled or hardware reset, then it will fail to send a BOOT ACK or data and the ROM will fall-back to using the normal boot mode. &amp;nbsp;Can you confirm?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 16 Nov 2016 13:40:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639617#M97528</guid>
      <dc:creator>hughboddington</dc:creator>
      <dc:date>2016-11-16T13:40:17Z</dc:date>
    </item>
    <item>
      <title>Re: Why isn't the eMMC fast-boot failing over to normal boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639618#M97529</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;yes i.MX6 fall-back to using the normal boot mode, but at this time&lt;/P&gt;&lt;P&gt;eMMC is already locked and can not respond to processor until power cycle or&lt;BR /&gt;hardware reset.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;also could you recheck that "Secondary" image and its tag was set correctly as&lt;/P&gt;&lt;P&gt;shown on Table 8-18. Secondary Image Table Format i.MX6DQ Reference Manual&lt;BR /&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2F32bit%2Fdoc%2Fref_manual%2FIMX6DQRM.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 16 Nov 2016 13:59:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639618#M97529</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-11-16T13:59:21Z</dc:date>
    </item>
    <item>
      <title>Re: Why isn't the eMMC fast-boot failing over to normal boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639619#M97530</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;Just tackling the same problem here (no reset line). If you were to send CMD0 with argument 0xFFFFFFFA before triggering watchdog2 (e.g. 'reset' from u-boot) would that not correctly reset the eMMC before the iMX6 then tries to initiate the boot sequence?&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Jon&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Mar 2019 11:24:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639619#M97530</guid>
      <dc:creator>jonconsidine</dc:creator>
      <dc:date>2019-03-01T11:24:54Z</dc:date>
    </item>
    <item>
      <title>Re: Why isn't the eMMC fast-boot failing over to normal boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639620#M97531</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Following on from my own reply(!), as a test I added a new command 'mmc reset' in u-boot which sends CMD0 with argument 0xF0F0F0F0 (as per the JEDEC spec below). If I issue an 'mmc reset' and then a 'reset', the iMX6 boots correctly in fast-boot mode, whereas without the 'mmc reset' command, it hangs as described by&amp;nbsp;&lt;SPAN style="color: #3d9ce7; background-color: #ffffff; font-weight: 500;"&gt;@&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;A _jive_internal="true" class="" data-content-finding="Community" href="https://community.nxp.com/thread/438357#comment-851809" style="color: #3d9ce7; background-color: #ffffff; border: 0px; font-weight: 500; text-decoration: underline; font-size: 10.9998px;" title="Go to message"&gt;Hugh Boddington&lt;/A&gt;&amp;nbsp;above.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_407.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/73063iDB7E0A3B0BA1E005/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_407.png" alt="pastedImage_407.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Mar 2019 13:13:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639620#M97531</guid>
      <dc:creator>jonconsidine</dc:creator>
      <dc:date>2019-03-01T13:13:00Z</dc:date>
    </item>
    <item>
      <title>Re: Why isn't the eMMC fast-boot failing over to normal boot?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639621#M97532</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jon&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes as per eMMC specification:&lt;/P&gt;&lt;P&gt;Reset: CMD0 with argument of 0x00000000 or 0xF0F0F0F0, H/W reset&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 02 Mar 2019 02:51:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Why-isn-t-the-eMMC-fast-boot-failing-over-to-normal-boot/m-p/639621#M97532</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2019-03-02T02:51:18Z</dc:date>
    </item>
  </channel>
</rss>

