i.MX ProcessorsのトピックRe: (Q4) Required queries about IMX6 ultra lite processor with RTC and VSNVS. Need help for clarification

(Q4) Required queries about IMX6 ultra lite processor with RTC and VSNVS. Need help for clarification

ramesh6663 — Fri, 23 Dec 2016 09:03:20 GMT

RTC & VSNVS related Queries:
We are going to use external RTC for our application, so coin cell connected in external RTC circuit and the connected to for PMIC pin LICELL (36).

1. We hope Coin cell will get charged once the RAW power comes to Vin pin of the PMIC through enabling COINCHEN bit, VCOIN[2:0] bits on register COINCTL. Am i right? And what is the defalut current allowed to charge coin cell?

2. Without Coin cell input also VSVNS output will generate once VIN RAW power comes, So please confirm the power up sequence will not get affected.

Please confirm our Schematic design below for Coin cell battery charge through PMIC Vin and VSNVS power -up sequence will not get affect.

Thanks in Advance,

Thanks & Regards,

Rameshkumar

Re: (Q4) Required queries about IMX6 ultra lite processor with RTC and VSNVS. Need help for clarification

igorpadykov — Sat, 24 Dec 2016 01:05:02 GMT

Hi Rameshkumar

right, without coin cell VSVNS output also will be generated once VIN comes,

no affect on power up sequence . Charge current is given in Table 29 PF3000 Datasheet

http://cache.freescale.com/files/analog/doc/data_sheet/PF3000.pdf

Regarding low schematic crystal should be connected to one chip - to RTC_XTALI,

RTC_XTALO or to OSCI, OSCO, not both.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------