<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IPU_CSI0_MUX Configuration in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635470#M96702</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;I have a mipi sensor connecting to imx6Duallite. I have read the i.MX6SDL Reference Manual and came across IOMUXC_GPR13 bits&amp;nbsp; 0-2 and 3-5 for IPU_CSI0_MUX and IPU_CSI1_MUX. In wand-board i see only the IPU_CSI0 configured. I don't understand how this configuration is done. Could any one please explain whats these terms meant&lt;/P&gt;&lt;P&gt;MIPI CSI0&lt;BR /&gt;MIPI CSI1&lt;BR /&gt;MIPI CSI2&lt;BR /&gt;MIPI CSI3&lt;BR /&gt;IPU CSI1&lt;/P&gt;&lt;P&gt;and how to set the virtual channel configuration&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 22 Dec 2016 07:10:43 GMT</pubDate>
    <dc:creator>anjojohn</dc:creator>
    <dc:date>2016-12-22T07:10:43Z</dc:date>
    <item>
      <title>IPU_CSI0_MUX Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635470#M96702</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;I have a mipi sensor connecting to imx6Duallite. I have read the i.MX6SDL Reference Manual and came across IOMUXC_GPR13 bits&amp;nbsp; 0-2 and 3-5 for IPU_CSI0_MUX and IPU_CSI1_MUX. In wand-board i see only the IPU_CSI0 configured. I don't understand how this configuration is done. Could any one please explain whats these terms meant&lt;/P&gt;&lt;P&gt;MIPI CSI0&lt;BR /&gt;MIPI CSI1&lt;BR /&gt;MIPI CSI2&lt;BR /&gt;MIPI CSI3&lt;BR /&gt;IPU CSI1&lt;/P&gt;&lt;P&gt;and how to set the virtual channel configuration&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 22 Dec 2016 07:10:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635470#M96702</guid>
      <dc:creator>anjojohn</dc:creator>
      <dc:date>2016-12-22T07:10:43Z</dc:date>
    </item>
    <item>
      <title>Re: IPU_CSI0_MUX Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635471#M96703</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope the following app note helps.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"&lt;SPAN class=""&gt;MIPI–CSI2 Peripheral on i.MX6 MPUs&lt;/SPAN&gt;"&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;lt;&amp;nbsp;&lt;/SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.nxp.com%2Fassets%2Fdocuments%2Fdata%2Fen%2Fapplication-notes%2FAN5305.pdf" rel="nofollow" target="_blank"&gt;http://www.nxp.com/assets/documents/data/en/application-notes/AN5305.pdf&lt;/A&gt;&lt;SPAN&gt; &amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Answer button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 22 Dec 2016 08:48:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635471#M96703</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-12-22T08:48:42Z</dc:date>
    </item>
    <item>
      <title>Re: IPU_CSI0_MUX Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635472#M96704</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;Thank you for the document. I understand the IOMUXC_GPR1 for IMX6dual/quad. But i don't understand for imx6solo/dualite. IOMUXC_GPR13 register is confusing. what meant by MIPI CSI0, Route MIPI to IPU1 CSI0 ? If it is that then what is MIPI CSI3 and MIPI CSI2. I didn't see any CSI3 or CSI2 input ports. Also is this IPU CSI1 parallel input selection ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 22 Dec 2016 09:58:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635472#M96704</guid>
      <dc:creator>anjojohn</dc:creator>
      <dc:date>2016-12-22T09:58:49Z</dc:date>
    </item>
    <item>
      <title>Re: IPU_CSI0_MUX Configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635473#M96705</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; Please refer to the following&amp;nbsp;&lt;A href="https://community.nxp.com/docs/DOC-94312"&gt;https://community.nxp.com/docs/DOC-94312&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Dec 2016 07:51:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IPU-CSI0-MUX-Configuration/m-p/635473#M96705</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-12-28T07:51:55Z</dc:date>
    </item>
  </channel>
</rss>

