<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: PLL_AUDIO:DIV_SELECT</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/PLL-AUDIO-DIV-SELECT/m-p/633673#M96424</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chris&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please try double settings:&lt;BR /&gt;2*632.217MHz = 24MHz * (2*DIV_SELECT + 2*NUM/DENOM)&lt;BR /&gt;2*26.342 = DIV_SELECT + NUM/DENOM&lt;BR /&gt;DIV_SELECT = 26*2&lt;BR /&gt;NUM =2*342&lt;BR /&gt;DEOM = 1000&lt;/P&gt;&lt;P&gt;with appropriate divider in ssi_clk_pred,ssi_clk_podf in CCM_CSnCDR&lt;BR /&gt;in Table 61-7 (doubling SSIDIV in CCM)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;from sect.18.5.1.3.4 Audio / Video PLL&amp;nbsp; i.MX6DQ RM:&lt;/P&gt;&lt;P&gt;The clock output frequency range for this PLL is from 650 MHz to 1.3GHz.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf" title="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 14 Oct 2016 06:00:01 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2016-10-14T06:00:01Z</dc:date>
    <item>
      <title>PLL_AUDIO:DIV_SELECT</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PLL-AUDIO-DIV-SELECT/m-p/633672#M96423</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;When configuring the PLL_AUDIO:DIV_SELECT for achieving 632.217MHz to obtain a Sample Frame Rate of 22.050kHz as per&amp;nbsp;i.MX 6Dual/6Quad Applications Processor Reference Manual, Rev. 3, 07/2015, Table 61-7 SSI Bit Clock....&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The main equation is&lt;/P&gt;&lt;P&gt;PLL output frequency = Fref * (DIV_SELECT + NUM/DENOM)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So when replacing values:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;632.217MHz = 24MHz * (DIV_SELECT + NUM/DENOM)&lt;/P&gt;&lt;P&gt;26.342 = DIV_SELECT + NUM/DENOM&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;DIV_SELECT = 26&lt;/P&gt;&lt;P&gt;NUM = 342&lt;/P&gt;&lt;P&gt;DEOM = 1000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However when looking at Table:&amp;nbsp;CCM_ANALOG_PLL_AUDIOn field descriptions, DIV_SELECT has a valid range from 27-54.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So the question is: Should the comment for DIV_SELECT change from 27-54 to 26-54? &amp;nbsp;We are currently using 26, and that is working for us, but we need to make sure we are within the iMX6 limitations. &amp;nbsp;If 27 is enforced, then can you please help us to configure the proper values for trying to achieve a 22.050 kHz sample rate.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chris Olarti.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Oct 2016 21:47:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PLL-AUDIO-DIV-SELECT/m-p/633672#M96423</guid>
      <dc:creator>chrisolarti</dc:creator>
      <dc:date>2016-10-13T21:47:01Z</dc:date>
    </item>
    <item>
      <title>Re: PLL_AUDIO:DIV_SELECT</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PLL-AUDIO-DIV-SELECT/m-p/633673#M96424</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chris&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please try double settings:&lt;BR /&gt;2*632.217MHz = 24MHz * (2*DIV_SELECT + 2*NUM/DENOM)&lt;BR /&gt;2*26.342 = DIV_SELECT + NUM/DENOM&lt;BR /&gt;DIV_SELECT = 26*2&lt;BR /&gt;NUM =2*342&lt;BR /&gt;DEOM = 1000&lt;/P&gt;&lt;P&gt;with appropriate divider in ssi_clk_pred,ssi_clk_podf in CCM_CSnCDR&lt;BR /&gt;in Table 61-7 (doubling SSIDIV in CCM)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;from sect.18.5.1.3.4 Audio / Video PLL&amp;nbsp; i.MX6DQ RM:&lt;/P&gt;&lt;P&gt;The clock output frequency range for this PLL is from 650 MHz to 1.3GHz.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf" title="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 14 Oct 2016 06:00:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PLL-AUDIO-DIV-SELECT/m-p/633673#M96424</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-10-14T06:00:01Z</dc:date>
    </item>
  </channel>
</rss>

