<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックHow to chage DDR 352MHz on Kernel</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626487#M95072</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear all&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I change the DDR 352MHz based on Android 6.0.1 in imx6dl chip. And I only modify the U-boot. After the system is boot-up, it will change DDR clock on Kernel, right?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But I don't know how to change it ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Bordon&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 18 Sep 2016 06:53:31 GMT</pubDate>
    <dc:creator>bordonkuo</dc:creator>
    <dc:date>2016-09-18T06:53:31Z</dc:date>
    <item>
      <title>How to chage DDR 352MHz on Kernel</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626487#M95072</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear all&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I change the DDR 352MHz based on Android 6.0.1 in imx6dl chip. And I only modify the U-boot. After the system is boot-up, it will change DDR clock on Kernel, right?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But I don't know how to change it ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Bordon&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 18 Sep 2016 06:53:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626487#M95072</guid>
      <dc:creator>bordonkuo</dc:creator>
      <dc:date>2016-09-18T06:53:31Z</dc:date>
    </item>
    <item>
      <title>Re: How to chage DDR 352MHz on Kernel</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626488#M95073</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Bordon&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;frequency is changed by cpufreq driver, please refer to description&lt;/P&gt;&lt;P&gt;in attached Linux Manual Chapter 21 Low-level Power Management (PM) Driver,&lt;/P&gt;&lt;P&gt;Chapter 23 CPU Frequency Scaling (CPUFREQ) Driver, Chapter 24&lt;/P&gt;&lt;P&gt;procedure for changing frequency may be found in&lt;/P&gt;&lt;P&gt;linux/arch/arm/mach-imx/ddr3_freq_imx6.S&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/tree/arch/arm/mach-imx/ddr3_freq_imx6.S?id=rel_imx_4.1.15_1.2.0_ga" title="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/tree/arch/arm/mach-imx/ddr3_freq_imx6.S?id=rel_imx_4.1.15_1.2.0_ga"&gt;linux-2.6-imx.git - Freescale i.MX Linux Tree&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 18 Sep 2016 23:34:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626488#M95073</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-09-18T23:34:48Z</dc:date>
    </item>
    <item>
      <title>Re: How to chage DDR 352MHz on Kernel</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626489#M95074</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Could I do not change the DDR clock on Kernel ? Currently I modify the DDR clock on UBoot and look like fine.&lt;/P&gt;&lt;P&gt;When the system boot-up, it will stop on "Starting Kernel..." .&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 19 Sep 2016 09:40:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626489#M95074</guid>
      <dc:creator>bordonkuo</dc:creator>
      <dc:date>2016-09-19T09:40:35Z</dc:date>
    </item>
    <item>
      <title>Re: How to chage DDR 352MHz on Kernel</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626490#M95075</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;one can try to change &lt;CODE&gt;fsl,max_ddr_freq = &amp;lt;528000000&amp;gt;; in imx6q.dtsi :&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/tree/arch/arm/boot/dts/imx6q.dtsi?id=rel_imx_4.1.15_1.2.0_ga" title="http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/tree/arch/arm/boot/dts/imx6q.dtsi?id=rel_imx_4.1.15_1.2.0_ga"&gt;linux-2.6-imx.git - Freescale i.MX Linux Tree&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;in general stop on "Starting Kernel..." may mean ddr errors and one&lt;/P&gt;&lt;P&gt;can check ddr with ddr tester&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://community.freescale.com/docs/DOC-105652" title="https://community.freescale.com/docs/DOC-105652"&gt;https://community.freescale.com/docs/DOC-105652&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 19 Sep 2016 09:49:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626490#M95075</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-09-19T09:49:33Z</dc:date>
    </item>
    <item>
      <title>Re: How to chage DDR 352MHz on Kernel</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626491#M95076</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Currently I modify the register (0x020C4018) for 0x000A8324 on Uboot, it is working and no error message. When the system is going to the Kernel, does it initial the DDR again ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Could I bypass the initial DDR on Kernel ?&lt;/P&gt;&lt;P&gt;Or ....&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 20 Sep 2016 02:57:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-to-chage-DDR-352MHz-on-Kernel/m-p/626491#M95076</guid>
      <dc:creator>bordonkuo</dc:creator>
      <dc:date>2016-09-20T02:57:37Z</dc:date>
    </item>
  </channel>
</rss>

