<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX6Q SSI slave mode timing specifications</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6Q-SSI-slave-mode-timing-specifications/m-p/623982#M94688</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The i.MX6Q SSI module does not support 32-bit wide samples. The maximum sample width supported is 24 bits.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 29 Nov 2016 12:25:12 GMT</pubDate>
    <dc:creator>art</dc:creator>
    <dc:date>2016-11-29T12:25:12Z</dc:date>
    <item>
      <title>iMX6Q SSI slave mode timing specifications</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6Q-SSI-slave-mode-timing-specifications/m-p/623981#M94687</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;We are using SSI in I2S slave mode with 24 bits audio sample . Sample frequency is &amp;nbsp;48KHz up to 192KHz.&lt;/P&gt;&lt;P&gt;Into the "i.MX 6Dual/6Quad Applications Processors for Industrial Products, Rev. 4, 07/2015", chap&amp;nbsp;4.11.19.3 SSI Transmitter Timing with External Clock mention :&lt;/P&gt;&lt;P&gt;AUDx_TXC (Input), timing &lt;STRONG&gt;SS22&lt;/STRONG&gt; = 81.4ns min (12.28&lt;STRONG&gt;5&lt;/STRONG&gt;.. MHz max)&lt;/P&gt;&lt;P&gt;I2S slave = 2 time slot of 32 bits = 64 bits per frame =&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;&amp;nbsp;@48KHz : 48000*2*32 = 3.072MHz&lt;/LI&gt;&lt;LI&gt;@192KHz : 192000*2*32 = 12.28&lt;STRONG&gt;8&lt;/STRONG&gt;MHz&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;Does it means that @192KHz I2S 32bits shouldn't work correctly...?&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Nov 2016 16:55:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6Q-SSI-slave-mode-timing-specifications/m-p/623981#M94687</guid>
      <dc:creator>ThierryH_</dc:creator>
      <dc:date>2016-11-24T16:55:32Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6Q SSI slave mode timing specifications</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6Q-SSI-slave-mode-timing-specifications/m-p/623982#M94688</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The i.MX6Q SSI module does not support 32-bit wide samples. The maximum sample width supported is 24 bits.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Nov 2016 12:25:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6Q-SSI-slave-mode-timing-specifications/m-p/623982#M94688</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2016-11-29T12:25:12Z</dc:date>
    </item>
  </channel>
</rss>

