<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX6 Solo / PF0100 Config</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-Solo-PF0100-Config/m-p/623169#M94495</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Great, thank you.&amp;nbsp; That puts it as an F0.&amp;nbsp; It's not obvious in the PF0100 document that you should use the DualLite configurations for a Solo, but that makes sense now.&lt;/P&gt;&lt;P&gt;The information amongst all these datasheets is really confusing.&amp;nbsp; It seems as though F0 shouldn't be the correct option because it sequences SW2 later than what Table 4-1 in the IMX6SDLHDG suggests.&amp;nbsp; But given that it is used in the reference design, I am happy to go with it.&lt;/P&gt;&lt;P&gt;Just some feedback for improved documentation.&amp;nbsp; Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 28 Mar 2017 16:34:51 GMT</pubDate>
    <dc:creator>mgarrison</dc:creator>
    <dc:date>2017-03-28T16:34:51Z</dc:date>
    <item>
      <title>iMX6 Solo / PF0100 Config</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-Solo-PF0100-Config/m-p/623167#M94493</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What's the correct PF0100 configuration to use for an iMX6 Solo?&amp;nbsp; Looks like F2 or F4?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Mar 2017 16:59:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-Solo-PF0100-Config/m-p/623167#M94493</guid>
      <dc:creator>mgarrison</dc:creator>
      <dc:date>2017-03-27T16:59:27Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 Solo / PF0100 Config</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-Solo-PF0100-Config/m-p/623168#M94494</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi MATT&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check MMPF0100 Datasheet Table 1. Orderable Part Variations&lt;/P&gt;&lt;P&gt;option for MCIMX6DL-SDP (Solo is compatible with i.MX6DL)&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2Fanalog%2Fdoc%2Fdata_sheet%2FMMPF0100.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/analog/doc/data_sheet/MMPF0100.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 28 Mar 2017 00:44:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-Solo-PF0100-Config/m-p/623168#M94494</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-03-28T00:44:57Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 Solo / PF0100 Config</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-Solo-PF0100-Config/m-p/623169#M94495</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Great, thank you.&amp;nbsp; That puts it as an F0.&amp;nbsp; It's not obvious in the PF0100 document that you should use the DualLite configurations for a Solo, but that makes sense now.&lt;/P&gt;&lt;P&gt;The information amongst all these datasheets is really confusing.&amp;nbsp; It seems as though F0 shouldn't be the correct option because it sequences SW2 later than what Table 4-1 in the IMX6SDLHDG suggests.&amp;nbsp; But given that it is used in the reference design, I am happy to go with it.&lt;/P&gt;&lt;P&gt;Just some feedback for improved documentation.&amp;nbsp; Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 28 Mar 2017 16:34:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-Solo-PF0100-Config/m-p/623169#M94495</guid>
      <dc:creator>mgarrison</dc:creator>
      <dc:date>2017-03-28T16:34:51Z</dc:date>
    </item>
  </channel>
</rss>

