<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX6 with 32bit DDR3 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-with-32bit-DDR3/m-p/616943#M93411</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 23 Nov 2016 13:12:24 GMT</pubDate>
    <dc:creator>omrisarfati</dc:creator>
    <dc:date>2016-11-23T13:12:24Z</dc:date>
    <item>
      <title>IMX6 with 32bit DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-with-32bit-DDR3/m-p/616941#M93409</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hello,&lt;/P&gt;&lt;P&gt;I'm designing a PCB with IMX6Q connect to 512MByte DDR3 (2 chips) with a 32 bit data bus. how i should connect the unused pins (DRAM_D32:63, DRAM_SDQS4:7,DRAM_SDQS_B4:7&amp;nbsp; and DRAM_DQM4:7)? leave floated , ground... ?&lt;/P&gt;&lt;P&gt;thanks,&lt;/P&gt;&lt;P&gt;omri&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Nov 2016 12:43:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-with-32bit-DDR3/m-p/616941#M93409</guid>
      <dc:creator>omrisarfati</dc:creator>
      <dc:date>2016-11-23T12:43:13Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 with 32bit DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-with-32bit-DDR3/m-p/616942#M93410</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you try searching the community for 32 bit ddr3 you would find numerous hits that would help you here -&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/381760"&gt;Appropriate termination for unused DDR3 pins on a i.MX6 dual/quad design with 32-bit bus&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/message/589115"&gt;https://community.nxp.com/message/589115&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" class="link-titled" href="https://community.nxp.com/message/589115?commentID=589115#comment-589115" title="https://community.nxp.com/message/589115?commentID=589115#comment-589115"&gt;I.MX6 Dual with 32 bit DDR3&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There are other threads also that may be of use/interest.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Ross&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Nov 2016 13:06:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-with-32bit-DDR3/m-p/616942#M93410</guid>
      <dc:creator>RossMcLuckie</dc:creator>
      <dc:date>2016-11-23T13:06:41Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 with 32bit DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-with-32bit-DDR3/m-p/616943#M93411</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Nov 2016 13:12:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-with-32bit-DDR3/m-p/616943#M93411</guid>
      <dc:creator>omrisarfati</dc:creator>
      <dc:date>2016-11-23T13:12:24Z</dc:date>
    </item>
  </channel>
</rss>

