<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How does i.mx6sx use EIM interface ? in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606674#M91423</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;i.MX EIM supports so called SRAM-like asynchronous interface, when&amp;nbsp;&lt;/P&gt;&lt;P&gt;the following signals are used : OE, WR, EBx, CSx, address and data bus.&lt;/P&gt;&lt;P&gt;This is the simplest way to interface with EIM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 07 Feb 2017 05:03:23 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2017-02-07T05:03:23Z</dc:date>
    <item>
      <title>How does i.mx6sx use EIM interface ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606673#M91422</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I want to use i.mx6sx access FPGA by EIM interface，can anyone give me any advice ？&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Feb 2017 02:49:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606673#M91422</guid>
      <dc:creator>jingyangxie</dc:creator>
      <dc:date>2017-02-07T02:49:00Z</dc:date>
    </item>
    <item>
      <title>Re: How does i.mx6sx use EIM interface ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606674#M91423</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;i.MX EIM supports so called SRAM-like asynchronous interface, when&amp;nbsp;&lt;/P&gt;&lt;P&gt;the following signals are used : OE, WR, EBx, CSx, address and data bus.&lt;/P&gt;&lt;P&gt;This is the simplest way to interface with EIM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Feb 2017 05:03:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606674#M91423</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2017-02-07T05:03:23Z</dc:date>
    </item>
    <item>
      <title>Re: How does i.mx6sx use EIM interface ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606675#M91424</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,Yuri&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; thanks for youe reply,I know the function of EIM,but can I use it ?Please give me some specific guidance &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Feb 2017 05:10:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606675#M91424</guid>
      <dc:creator>jingyangxie</dc:creator>
      <dc:date>2017-02-07T05:10:07Z</dc:date>
    </item>
    <item>
      <title>Re: How does i.mx6sx use EIM interface ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606676#M91425</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; The following may be helpful :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/356759"&gt;i.MX6UL WEIM connection to FPGA for General Dynamics&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/221926"&gt;i.MX and FPGA&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.armadeus.org/wiki/index.php?title=APF27_FPGA-IMX_interface_description" title="http://www.armadeus.org/wiki/index.php?title=APF27_FPGA-IMX_interface_description"&gt;APF27 FPGA-IMX interface description - ArmadeusWiki&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 09 Feb 2017 04:37:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/How-does-i-mx6sx-use-EIM-interface/m-p/606676#M91425</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2017-02-09T04:37:13Z</dc:date>
    </item>
  </channel>
</rss>

