<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe:  SABRE board : 32 data width on DDR3</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/SABRE-board-32-data-width-on-DDR3/m-p/604728#M91114</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Kumar,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for replying.&lt;/P&gt;&lt;P&gt;Although I can't find the datasheet for the SDRAM memory of &amp;nbsp;the IMX6 SabreSD board: MCIMX6QP-SDB.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 08 Feb 2017 10:16:04 GMT</pubDate>
    <dc:creator>florinmaticu</dc:creator>
    <dc:date>2017-02-08T10:16:04Z</dc:date>
    <item>
      <title>SABRE board : 32 data width on DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SABRE-board-32-data-width-on-DDR3/m-p/604726#M91112</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;After changing the data&amp;nbsp;&lt;SPAN&gt;width&lt;/SPAN&gt; from 64 to 32, I could see that the available memory is only 512MB.&lt;/P&gt;&lt;P&gt;Any advice on what other changes are needed to be able to have 1GB of RAM and using 32 bit data width?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Board : &lt;STRONG&gt;SABRE board i.MX 6 QUADPlus , 1GB DDR3 RAM&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;u-boot version&amp;nbsp;&amp;nbsp;: &lt;STRONG&gt;rel_imx_4.1.15_1.0.0_ga&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;File: &lt;STRONG&gt;mx6sabresd.c&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;static struct mx6_ddr3_cfg mem_ddr = {&lt;BR /&gt; .mem_speed = 1600,&lt;BR /&gt; .density = 4,&lt;BR /&gt; .width = &lt;STRONG&gt;32&lt;/STRONG&gt;, &lt;STRONG&gt;//64&lt;/STRONG&gt;&lt;BR /&gt; .banks = 8,&lt;BR /&gt; .rowaddr = 14,&lt;BR /&gt; .coladdr = 10,&lt;BR /&gt; .pagesz = 2,&lt;BR /&gt; .trcd = 1375,&lt;BR /&gt; .trcmin = 4875,&lt;BR /&gt; .trasmin = 3500,&lt;BR /&gt;};&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Feb 2017 16:09:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SABRE-board-32-data-width-on-DDR3/m-p/604726#M91112</guid>
      <dc:creator>florinmaticu</dc:creator>
      <dc:date>2017-02-06T16:09:05Z</dc:date>
    </item>
    <item>
      <title>Re:  SABRE board : 32 data width on DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SABRE-board-32-data-width-on-DDR3/m-p/604727#M91113</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Maticu,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You need to add the number of rows and columns for changing the DDR size.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;EM style="background-color: #ffffff; color: #51626f;"&gt;&lt;STRONG&gt;static struct mx6_ddr3_cfg mem_ddr = {&lt;/STRONG&gt;&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM style="background-color: #ffffff; color: #51626f;"&gt;&lt;STRONG&gt;.rowaddr = &amp;lt;value&amp;gt;,&lt;/STRONG&gt;&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM style="background-color: #ffffff; color: #51626f;"&gt;&lt;STRONG&gt;.coladdr = &amp;lt;value&amp;gt;, &amp;nbsp;&lt;/STRONG&gt;&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM style="background-color: #ffffff; color: #51626f;"&gt;&lt;STRONG&gt;}.&lt;/STRONG&gt;&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;you can refer to the datasheet for their &lt;STRONG&gt;value &lt;/STRONG&gt;for 1GB DDR size.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Vinod&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Feb 2017 03:37:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SABRE-board-32-data-width-on-DDR3/m-p/604727#M91113</guid>
      <dc:creator>vinodmaverickr0</dc:creator>
      <dc:date>2017-02-07T03:37:21Z</dc:date>
    </item>
    <item>
      <title>Re:  SABRE board : 32 data width on DDR3</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SABRE-board-32-data-width-on-DDR3/m-p/604728#M91114</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Kumar,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for replying.&lt;/P&gt;&lt;P&gt;Although I can't find the datasheet for the SDRAM memory of &amp;nbsp;the IMX6 SabreSD board: MCIMX6QP-SDB.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Feb 2017 10:16:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SABRE-board-32-data-width-on-DDR3/m-p/604728#M91114</guid>
      <dc:creator>florinmaticu</dc:creator>
      <dc:date>2017-02-08T10:16:04Z</dc:date>
    </item>
  </channel>
</rss>

