<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: MMPF0100 PMIC - VTT Rail</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-PMIC-VTT-Rail/m-p/602807#M90748</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Dave,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes, regulators of the MMPF0100 have a strong sourcing capability and sinking capability in PWM mode, therefore, in VTT mode SW4 works only in the PWM mode to enable it to source or sink load current.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;This can be found as a comment in section 4.7 of the application note &lt;A href="http://cache.nxp.com/assets/documents/data/en/application-notes/AN4714.pdf"&gt;AN4714&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Jose&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 22 Mar 2017 21:04:30 GMT</pubDate>
    <dc:creator>reyes</dc:creator>
    <dc:date>2017-03-22T21:04:30Z</dc:date>
    <item>
      <title>MMPF0100 PMIC - VTT Rail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-PMIC-VTT-Rail/m-p/602806#M90747</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi There,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm planning &amp;nbsp;on using the&amp;nbsp;&lt;STRONG style="color: black; font-size: 11.0pt;"&gt;MMPF0100 &lt;/STRONG&gt;&lt;SPAN style="font-size: 11.0pt; color: black;"&gt;as the PMIC for a Zynq Z7020-based design. AN4991 has a useful reference design for this application, I just have once concern regarding VTT, the DDR3 active termination rail. This rail needs to Source and Sink current during DDR3 activity, and I don't see this explicitly addressed in the datasheet. It mentions that SW4 has a VTT mode which tracks V_DDR3/2, but in this PWM mode does it also successfully sink the required current?&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: black;"&gt;Many Thanks in advance,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: black;"&gt;Dave&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 Mar 2017 02:35:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-PMIC-VTT-Rail/m-p/602806#M90747</guid>
      <dc:creator>davidkearney</dc:creator>
      <dc:date>2017-03-21T02:35:04Z</dc:date>
    </item>
    <item>
      <title>Re: MMPF0100 PMIC - VTT Rail</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-PMIC-VTT-Rail/m-p/602807#M90748</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Dave,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes, regulators of the MMPF0100 have a strong sourcing capability and sinking capability in PWM mode, therefore, in VTT mode SW4 works only in the PWM mode to enable it to source or sink load current.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;This can be found as a comment in section 4.7 of the application note &lt;A href="http://cache.nxp.com/assets/documents/data/en/application-notes/AN4714.pdf"&gt;AN4714&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Jose&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Mar 2017 21:04:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-PMIC-VTT-Rail/m-p/602807#M90748</guid>
      <dc:creator>reyes</dc:creator>
      <dc:date>2017-03-22T21:04:30Z</dc:date>
    </item>
  </channel>
</rss>

