Question about CCM_CACRR

宗標廖 — Mon, 12 Dec 2016 07:37:47 GMT

Hello Community

In page 829 of imx6sdl reference manual(IMX6SDLRM.pdf Rev.2),there is description for arm_podf in CCM_CACRR as bellow.

--------------

NOTE: If arm_freq_shift_divider is set to '1' then any new write to arm_podf will be held until
arm_clk_switch_req signal is asserted.

--------------

I searched arm_freq_shift_divider and arm_clk_switch_req in IMX6SDLRM.pdf, buf cannot find them in anywhere else.

So what does this NOTE mean?

Thank you!

ZongbiaoLiao

Re: Question about CCM_CACRR

Yuri — Tue, 13 Dec 2016 08:18:11 GMT

Hello

This relates to bit “arm_podf_busy” of CCM Divider Handshake In-Process Register (CCM_CDHIPR) :

Busy indicator for “arm_podf”.

0 - divider is not busy and its value represents the actual division.

1 - divider is busy with handshake process with module. The value read in the divider represents the previous

value of the division factor, and after the handshake the written value of the arm_podf will be applied.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!

i.MX Processors中的主题 Question about CCM_CACRR

Question about CCM_CACRR

Re: Question about CCM_CACRR