<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックIMX6Q- Ibis model</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-Ibis-model/m-p/601376#M90414</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Regarding I.MX 6Q,&lt;/P&gt;&lt;P&gt;In one the development boards &amp;nbsp;the I.MX 6Q and xilinx artis 7 series FPGA are used and both are connected thru PCIe Gen2 bus. We would like to have SI simulation for same. But, In the IBIS of I.MX, the PCIe pins are named as 'NC'. Can anyone help us to get fully enabled ( PCIe Bus) IBIS for IMX6 device.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Udaya&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 04 Feb 2017 08:51:35 GMT</pubDate>
    <dc:creator>udayakumarr</dc:creator>
    <dc:date>2017-02-04T08:51:35Z</dc:date>
    <item>
      <title>IMX6Q- Ibis model</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-Ibis-model/m-p/601376#M90414</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Regarding I.MX 6Q,&lt;/P&gt;&lt;P&gt;In one the development boards &amp;nbsp;the I.MX 6Q and xilinx artis 7 series FPGA are used and both are connected thru PCIe Gen2 bus. We would like to have SI simulation for same. But, In the IBIS of I.MX, the PCIe pins are named as 'NC'. Can anyone help us to get fully enabled ( PCIe Bus) IBIS for IMX6 device.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Udaya&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 04 Feb 2017 08:51:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-Ibis-model/m-p/601376#M90414</guid>
      <dc:creator>udayakumarr</dc:creator>
      <dc:date>2017-02-04T08:51:35Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6Q- Ibis model</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-Ibis-model/m-p/601377#M90415</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Udaya&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check sect.9.5.6 List of pins not modeled in the i.MX6 IBIS file&lt;/P&gt;&lt;P&gt;(PCIe among them) i.MX6 System Development User’s Guide &lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2F32bit%2Fdoc%2Fuser_guide%2FIMX6DQ6SDLHDG.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 05 Feb 2017 23:29:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-Ibis-model/m-p/601377#M90415</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2017-02-05T23:29:47Z</dc:date>
    </item>
  </channel>
</rss>

