<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX6UL Power-Rails</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-Power-Rails/m-p/595199#M89411</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Juergen Elst,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The values on the i.MX6UL Datasheet are correct. I would say that the reason why there is more capacity on the schematic is because it’s using LDOs instead of a PMIC so they are listing the capacity of the LDO itself rather than the requirements.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The extra current does not hurt but should not be required.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 23 Aug 2016 17:52:19 GMT</pubDate>
    <dc:creator>gusarambula</dc:creator>
    <dc:date>2016-08-23T17:52:19Z</dc:date>
    <item>
      <title>i.MX6UL Power-Rails</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-Power-Rails/m-p/595198#M89410</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;Hello community,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;i wanted to know, why are &lt;SPAN style="font-family: inherit; font-style: inherit; font-weight: inherit; line-height: 1.73;"&gt;the following power rails shown in the MCIMX6UL-EVK &lt;SPAN style="font-family: inherit; font-style: inherit; font-weight: inherit;"&gt;design schematic &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;&lt;SPAN style="font-family: inherit; font-style: inherit; font-weight: inherit; line-height: 1.73;"&gt;VDD_ARM_IN: 400 mA&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;&lt;SPAN style="font-family: inherit; font-style: inherit; font-weight: inherit; line-height: 1.73;"&gt;VDD_SOC_IN: 500 mA &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/1507i847CD9AA8278C558/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;Because there is only one power rail and this is VDD_SOC_IN. &lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;Defined with a maximum supply current of 500 mA (i.MX6UL datasheet)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_0.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/1747i1EA56C0710D25AE8/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_0.png" alt="pastedImage_0.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;Does it mean the i.MX6UL need more than 500 mA at VDD_SOC_IN - Rail (900 mA given from schmeatic) ?&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;&lt;/P&gt;&lt;P style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;&lt;SPAN style="font-family: inherit; font-style: inherit; font-weight: inherit; line-height: 1.73;"&gt;Best regards&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 12 Aug 2016 05:45:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-Power-Rails/m-p/595198#M89410</guid>
      <dc:creator>juergene</dc:creator>
      <dc:date>2016-08-12T05:45:47Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6UL Power-Rails</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-Power-Rails/m-p/595199#M89411</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Juergen Elst,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The values on the i.MX6UL Datasheet are correct. I would say that the reason why there is more capacity on the schematic is because it’s using LDOs instead of a PMIC so they are listing the capacity of the LDO itself rather than the requirements.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The extra current does not hurt but should not be required.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Aug 2016 17:52:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-Power-Rails/m-p/595199#M89411</guid>
      <dc:creator>gusarambula</dc:creator>
      <dc:date>2016-08-23T17:52:19Z</dc:date>
    </item>
  </channel>
</rss>

