<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックinterfacing 32 bit GPIF II with 32 bit EIM</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/interfacing-32-bit-GPIF-II-with-32-bit-EIM/m-p/591846#M89181</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;what is the possibility and challenges for interfacing i.MX7solo EIM port with EZ-USB FX3 GPIF II in 32 bit mode?&lt;/P&gt;&lt;P&gt;what is the possible data bandwidth can be achieved?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Nanthan.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 11 Aug 2016 11:20:03 GMT</pubDate>
    <dc:creator>nanthanraj</dc:creator>
    <dc:date>2016-08-11T11:20:03Z</dc:date>
    <item>
      <title>interfacing 32 bit GPIF II with 32 bit EIM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/interfacing-32-bit-GPIF-II-with-32-bit-EIM/m-p/591846#M89181</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;what is the possibility and challenges for interfacing i.MX7solo EIM port with EZ-USB FX3 GPIF II in 32 bit mode?&lt;/P&gt;&lt;P&gt;what is the possible data bandwidth can be achieved?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Nanthan.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 11 Aug 2016 11:20:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/interfacing-32-bit-GPIF-II-with-32-bit-EIM/m-p/591846#M89181</guid>
      <dc:creator>nanthanraj</dc:creator>
      <dc:date>2016-08-11T11:20:03Z</dc:date>
    </item>
    <item>
      <title>Re: interfacing 32 bit GPIF II with 32 bit EIM</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/interfacing-32-bit-GPIF-II-with-32-bit-EIM/m-p/591847#M89182</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Nathan&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;there are no problems with connection any devices with parallel nor - like interface,&lt;/P&gt;&lt;P&gt;for performance estimations please look at&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fcommunity.freescale.com%2Fdocs%2FDOC-106467" rel="nofollow" target="_blank"&gt;https://community.freescale.com/docs/DOC-106467&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 11 Aug 2016 23:44:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/interfacing-32-bit-GPIF-II-with-32-bit-EIM/m-p/591847#M89182</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-08-11T23:44:51Z</dc:date>
    </item>
  </channel>
</rss>

