<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic i.MX6UL: CCM_CLKO2 arm_clk_root on SD1_DATA2 pad in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-CCM-CLKO2-arm-clk-root-on-SD1-DATA2-pad/m-p/577791#M88136</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, we are using the i.MX6UL platform and I need to observe the arm_root_clk on CCM_CLKO2 on the SD1_DATA2 pad as detailed in the RM.&amp;nbsp; We are doing this because we need a visual representation of our operating frequency.&amp;nbsp; My settings are as follows:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;CCM Clock Output Source Register (CCM_CCOSR) (0x20C_4060h)&lt;/STRONG&gt; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - set to value 0x018a0100 &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - this selects arm_root_clk for CLKO2 with divider of 5&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;SW_MUX_CTL_PAD_SD1_DATA3 SW MUX Control Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3) (0x20E_01D0h) &lt;/STRONG&gt; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - set to value 0x00000006 &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - this selects ALT6 mode for CCM_CLKO2&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt; SW_PAD_CTL_PAD_SD1_DATA3 SW PAD Control Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3) (0x20E_045Ch) &lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - set to value 0x0001F0D9 &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - this sets 200Mhz max pad freq&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;With these setting I am unable to see a clock on SD1_DATA2.&amp;nbsp; If I change CCM_CCOSR to 0x010e0000 I will see the 24Mhz osc_clk correctly.&amp;nbsp; I can also seem to see all other CLKO2 clocks - just not the one I need.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there something further I need to do to view the arm_clk_root clock?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Jul 2016 20:44:55 GMT</pubDate>
    <dc:creator>michaelschell</dc:creator>
    <dc:date>2016-07-15T20:44:55Z</dc:date>
    <item>
      <title>i.MX6UL: CCM_CLKO2 arm_clk_root on SD1_DATA2 pad</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-CCM-CLKO2-arm-clk-root-on-SD1-DATA2-pad/m-p/577791#M88136</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, we are using the i.MX6UL platform and I need to observe the arm_root_clk on CCM_CLKO2 on the SD1_DATA2 pad as detailed in the RM.&amp;nbsp; We are doing this because we need a visual representation of our operating frequency.&amp;nbsp; My settings are as follows:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;CCM Clock Output Source Register (CCM_CCOSR) (0x20C_4060h)&lt;/STRONG&gt; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - set to value 0x018a0100 &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - this selects arm_root_clk for CLKO2 with divider of 5&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;SW_MUX_CTL_PAD_SD1_DATA3 SW MUX Control Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3) (0x20E_01D0h) &lt;/STRONG&gt; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - set to value 0x00000006 &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - this selects ALT6 mode for CCM_CLKO2&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt; SW_PAD_CTL_PAD_SD1_DATA3 SW PAD Control Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3) (0x20E_045Ch) &lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - set to value 0x0001F0D9 &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - this sets 200Mhz max pad freq&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;With these setting I am unable to see a clock on SD1_DATA2.&amp;nbsp; If I change CCM_CCOSR to 0x010e0000 I will see the 24Mhz osc_clk correctly.&amp;nbsp; I can also seem to see all other CLKO2 clocks - just not the one I need.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there something further I need to do to view the arm_clk_root clock?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Jul 2016 20:44:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-CCM-CLKO2-arm-clk-root-on-SD1-DATA2-pad/m-p/577791#M88136</guid>
      <dc:creator>michaelschell</dc:creator>
      <dc:date>2016-07-15T20:44:55Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6UL: CCM_CLKO2 arm_clk_root on SD1_DATA2 pad</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-CCM-CLKO2-arm-clk-root-on-SD1-DATA2-pad/m-p/577792#M88137</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi michaelschell&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;unfortunately i.MX6UL has not selection CLKO2_SEL= 01010 arm_clk_root,&lt;/P&gt;&lt;P&gt;it is reserved :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="1.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/36714i2F482D4545988A66/image-size/large?v=v2&amp;amp;px=999" role="button" title="1.jpg" alt="1.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i.MX6UL Reference Manual &lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fcache.freescale.com%2Ffiles%2F32bit%2Fdoc%2Fref_manual%2FIMX6ULRM.pdf" rel="nofollow" target="_blank"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6ULRM.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 16 Jul 2016 01:35:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-CCM-CLKO2-arm-clk-root-on-SD1-DATA2-pad/m-p/577792#M88137</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-07-16T01:35:14Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6UL: CCM_CLKO2 arm_clk_root on SD1_DATA2 pad</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-CCM-CLKO2-arm-clk-root-on-SD1-DATA2-pad/m-p/577793#M88138</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks so much igor.&amp;nbsp; Im clearly using the wrong version of the i.MX6UL reference manual.&amp;nbsp; Mine does not show that value (01010) as reserved but instead specifies it for arm_clk_root.&amp;nbsp; Ill move forward with this version of the RM.&amp;nbsp; To your knowledge then, for the i.MX6UL, is there no way to export the arm clock (cpu clock rate) off chip?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 16 Jul 2016 11:59:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6UL-CCM-CLKO2-arm-clk-root-on-SD1-DATA2-pad/m-p/577793#M88138</guid>
      <dc:creator>michaelschell</dc:creator>
      <dc:date>2016-07-16T11:59:13Z</dc:date>
    </item>
  </channel>
</rss>

