<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: i.MX6 RGMII pads internal register settings.</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573372#M87761</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;P&gt;In the Sabre SD u-boot, RGMII pads are all 0x0001b0b0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;HYS -&amp;gt;&amp;nbsp;&amp;nbsp; 1 : ENABLED&lt;/P&gt;&lt;P&gt;PUS -&amp;gt;&amp;nbsp; 10 : 100K_PU ( the default is 00: 100K_PD in Reference Manual)&lt;/P&gt;&lt;P&gt;PUE -&amp;gt;&amp;nbsp;&amp;nbsp; 1 : PULL&lt;/P&gt;&lt;P&gt;PKE -&amp;gt;&amp;nbsp;&amp;nbsp; 1 : ENABLED&lt;/P&gt;&lt;P&gt;DSE -&amp;gt; 110 : 37_OHM&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Besides resistance values, should we enable pull-up and Keeper for all i.MX6Q with RGMII?&lt;/P&gt;&lt;P&gt;Have you&amp;nbsp; heard some one used different settings from the above settings?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;N.S.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Jul 2016 08:18:54 GMT</pubDate>
    <dc:creator>norishinozaki</dc:creator>
    <dc:date>2016-07-15T08:18:54Z</dc:date>
    <item>
      <title>i.MX6 RGMII pads internal register settings.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573370#M87759</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Champs,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'd like to decide internal PUS, PUE and/or PKE and the values.&lt;/P&gt;&lt;P&gt;In the HDGW 9.5.1.2 RGMII discusses as follow.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;“Drive strength Controlled by bits [5:3] (DSE) of the following registers &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;in IOMUXC (IOMUX controller):&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;IOMUXC_SW_PAD_CTL_PAD_RGMII_TXC&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;IOMUXC_SW_PAD_CTL_PAD_RGMII_TX_CTL&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;IOMUXC_SW_PAD_CTL_PAD_RGMII_TDx (4 registers)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;IOMUXC_SW_PAD_CTL_PAD_RGMII_RXC&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;IOMUXC_SW_PAD_CTL_PAD_RGMII_RX_CTL&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;IOMUXC_SW_PAD_CTL_PAD_RGMII_RDx (4 registers)”&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;However the IBIS currently supports only the 2.5 V option. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;We are using 1.5V. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;Could you advice how to decide PUS, PUE and/or PKE and the values?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;BR,&lt;BR /&gt;N.S.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Jul 2016 04:25:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573370#M87759</guid>
      <dc:creator>norishinozaki</dc:creator>
      <dc:date>2016-07-15T04:25:22Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 RGMII pads internal register settings.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573371#M87760</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; hope, the following app note helps.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;"Influence of Pin Setting on System Function and Performance"&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/32bit/doc/app_note/AN5078.pdf" title="http://cache.freescale.com/files/32bit/doc/app_note/AN5078.pdf"&gt;http://cache.freescale.com/files/32bit/doc/app_note/AN5078.pdf&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Jul 2016 06:48:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573371#M87760</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-07-15T06:48:44Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 RGMII pads internal register settings.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573372#M87761</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;P&gt;In the Sabre SD u-boot, RGMII pads are all 0x0001b0b0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;HYS -&amp;gt;&amp;nbsp;&amp;nbsp; 1 : ENABLED&lt;/P&gt;&lt;P&gt;PUS -&amp;gt;&amp;nbsp; 10 : 100K_PU ( the default is 00: 100K_PD in Reference Manual)&lt;/P&gt;&lt;P&gt;PUE -&amp;gt;&amp;nbsp;&amp;nbsp; 1 : PULL&lt;/P&gt;&lt;P&gt;PKE -&amp;gt;&amp;nbsp;&amp;nbsp; 1 : ENABLED&lt;/P&gt;&lt;P&gt;DSE -&amp;gt; 110 : 37_OHM&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Besides resistance values, should we enable pull-up and Keeper for all i.MX6Q with RGMII?&lt;/P&gt;&lt;P&gt;Have you&amp;nbsp; heard some one used different settings from the above settings?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;N.S.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Jul 2016 08:18:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573372#M87761</guid>
      <dc:creator>norishinozaki</dc:creator>
      <dc:date>2016-07-15T08:18:54Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 RGMII pads internal register settings.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573373#M87762</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&amp;nbsp; Enabling &lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;pull-up and keeper is reasonable to avoid issues with unstable state &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;of pin, say during suspend / resume.&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Jul 2016 08:28:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573373#M87762</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-07-15T08:28:45Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 RGMII pads internal register settings.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573374#M87763</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yuri,&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;P&gt;BR,&lt;/P&gt;&lt;P&gt;N.S.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Jul 2016 08:33:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-RGMII-pads-internal-register-settings/m-p/573374#M87763</guid>
      <dc:creator>norishinozaki</dc:creator>
      <dc:date>2016-07-15T08:33:39Z</dc:date>
    </item>
  </channel>
</rss>

