<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Strange MMC boot behavior</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Strange-MMC-boot-behavior/m-p/562276#M87022</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;OL&gt;&lt;LI&gt;On our iMX6DL board we have a Micron MTFC4GACAJCN-4M IT, eMMC device on uSDHC3, which is DDR and byte capable. When configuring for boot, we find the processor boots when the CONFIG2(7:5) field is set to "111" or "010" but not to "110".&amp;nbsp; Now the reference manual states in Table 5-6&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;Bus Width:&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;000 - 1-bit&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;001 - 4-bit&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;010 - 8-bit&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;101 - 4-bit&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;DDR (MMC 4.4)&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;110 - 8-bit DDR (MMC 4.4)&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;Else - Reserved&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;What are we doing wrong or right :smileywink:&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 22 Jun 2016 15:53:05 GMT</pubDate>
    <dc:creator>robertwood</dc:creator>
    <dc:date>2016-06-22T15:53:05Z</dc:date>
    <item>
      <title>Strange MMC boot behavior</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Strange-MMC-boot-behavior/m-p/562276#M87022</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;OL&gt;&lt;LI&gt;On our iMX6DL board we have a Micron MTFC4GACAJCN-4M IT, eMMC device on uSDHC3, which is DDR and byte capable. When configuring for boot, we find the processor boots when the CONFIG2(7:5) field is set to "111" or "010" but not to "110".&amp;nbsp; Now the reference manual states in Table 5-6&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;Bus Width:&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;000 - 1-bit&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;001 - 4-bit&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;010 - 8-bit&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;101 - 4-bit&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;DDR (MMC 4.4)&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;110 - 8-bit DDR (MMC 4.4)&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 360px;"&gt;Else - Reserved&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;What are we doing wrong or right :smileywink:&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;SPAN lang="JA" style="font-family: HelveticaLTStd-Roman; font-size: 8pt;"&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jun 2016 15:53:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Strange-MMC-boot-behavior/m-p/562276#M87022</guid>
      <dc:creator>robertwood</dc:creator>
      <dc:date>2016-06-22T15:53:05Z</dc:date>
    </item>
    <item>
      <title>Re: Strange MMC boot behavior</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Strange-MMC-boot-behavior/m-p/562277#M87023</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; Please try to check Your boot configuration via SRC Boot Mode Register 2 (SRC_SBMR2),&lt;/P&gt;&lt;P&gt;which contains bits that reflect the status of Boot Mode Pins. It may be taken from &lt;BR /&gt;report of &lt;A href="https://community.nxp.com/docs/DOC-105652"&gt;i.MX6/7 DDR Stress Test Tool V2.52&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The Stress Test should be run just after boot failure.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 28 Jun 2016 08:20:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Strange-MMC-boot-behavior/m-p/562277#M87023</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-06-28T08:20:08Z</dc:date>
    </item>
  </channel>
</rss>

