<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックMMPF0100 preprogrammed with VTT?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-preprogrammed-with-VTT/m-p/558759#M86790</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Why isn't VTT mode enabled on &lt;STRONG&gt;any&lt;/STRONG&gt; of the pre-programmed OTP versions of the&amp;nbsp;MMPF0100? That could make this&amp;nbsp;PMIC&amp;nbsp;far more convenient for i.MX 6 CPUs.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 25 Aug 2016 17:04:52 GMT</pubDate>
    <dc:creator>torsteinsunde</dc:creator>
    <dc:date>2016-08-25T17:04:52Z</dc:date>
    <item>
      <title>MMPF0100 preprogrammed with VTT?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-preprogrammed-with-VTT/m-p/558759#M86790</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Why isn't VTT mode enabled on &lt;STRONG&gt;any&lt;/STRONG&gt; of the pre-programmed OTP versions of the&amp;nbsp;MMPF0100? That could make this&amp;nbsp;PMIC&amp;nbsp;far more convenient for i.MX 6 CPUs.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 Aug 2016 17:04:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-preprogrammed-with-VTT/m-p/558759#M86790</guid>
      <dc:creator>torsteinsunde</dc:creator>
      <dc:date>2016-08-25T17:04:52Z</dc:date>
    </item>
    <item>
      <title>Re: MMPF0100 preprogrammed with VTT?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-preprogrammed-with-VTT/m-p/558760#M86791</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The typical usage scenario of the i.MX6 series processors implies the use of 4 &lt;BR /&gt;DDR3 chips, located on both sides of the PCB and routed with T topology, that &lt;BR /&gt;does not require the VTT termination. That's why no pre-programmed MMPF0100 &lt;BR /&gt;configuration, supporting the VTT feature, is provided. To implement the VTT &lt;BR /&gt;feature, a custom OTP configuration should be programmed to the NP version of &lt;BR /&gt;MMPF0100 at board production stage.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 26 Aug 2016 11:31:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MMPF0100-preprogrammed-with-VTT/m-p/558760#M86791</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2016-08-26T11:31:11Z</dc:date>
    </item>
  </channel>
</rss>

