<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: About GPU2D_CORE_CLK_ROOT select of i.MX6Solo. in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/About-GPU2D-CORE-CLK-ROOT-select-of-i-MX6Solo/m-p/537161#M85107</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Finally, I've got the answer from the engineers. The answer is: the Figure 18-2 on the Page 785 is correct, the register definition in the Section 18.6.7 is not. The register definition section will be corrected in the next document release.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 27 Jul 2016 06:50:57 GMT</pubDate>
    <dc:creator>art</dc:creator>
    <dc:date>2016-07-27T06:50:57Z</dc:date>
    <item>
      <title>About GPU2D_CORE_CLK_ROOT select of i.MX6Solo.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-GPU2D-CORE-CLK-ROOT-select-of-i-MX6Solo/m-p/537159#M85105</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear community.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Our customer has question about select of&amp;nbsp; GPU2D_CORE_CLK_ROOT of i.MX6Solo.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to please tell us about GPU2D_CORE_CLK_ROOT of i.MX6S of CCM,&lt;/P&gt;&lt;P&gt;Figure 18-2 of IMX6SDLRM Rev.2. According to the Clock Tree&lt;/P&gt;&lt;P&gt;GPU2D_CORE_CLK_ROOT is select from&amp;nbsp; AXI, pll3_sw_clk and PLL2 PFD0, PLL2 PFD2&lt;/P&gt;&lt;P&gt;but&amp;nbsp; In the description of the 18.6.7 CCM Bus Clock Multiplexer Register ,&lt;/P&gt;&lt;P&gt;gpu2d_core_sel is select from&amp;nbsp; mmdc_ch0 clk, pll3_sw_clk,and PLL2 PFD1, Reserved.&lt;/P&gt;&lt;P&gt;Which is correct ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 Jul 2016 06:53:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-GPU2D-CORE-CLK-ROOT-select-of-i-MX6Solo/m-p/537159#M85105</guid>
      <dc:creator>takashitakahash</dc:creator>
      <dc:date>2016-07-05T06:53:30Z</dc:date>
    </item>
    <item>
      <title>Re: About GPU2D_CORE_CLK_ROOT select of i.MX6Solo.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-GPU2D-CORE-CLK-ROOT-select-of-i-MX6Solo/m-p/537160#M85106</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have escalated your request to the experts team, awaiting for the answer from them.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Jul 2016 08:59:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-GPU2D-CORE-CLK-ROOT-select-of-i-MX6Solo/m-p/537160#M85106</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2016-07-07T08:59:44Z</dc:date>
    </item>
    <item>
      <title>Re: About GPU2D_CORE_CLK_ROOT select of i.MX6Solo.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-GPU2D-CORE-CLK-ROOT-select-of-i-MX6Solo/m-p/537161#M85107</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Finally, I've got the answer from the engineers. The answer is: the Figure 18-2 on the Page 785 is correct, the register definition in the Section 18.6.7 is not. The register definition section will be corrected in the next document release.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 27 Jul 2016 06:50:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-GPU2D-CORE-CLK-ROOT-select-of-i-MX6Solo/m-p/537161#M85107</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2016-07-27T06:50:57Z</dc:date>
    </item>
  </channel>
</rss>

