<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic iMX7D :  about ECSPIx_CLK_ROOT specification  in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX7D-about-ECSPIx-CLK-ROOT-specification/m-p/536860#M85065</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear community,&lt;BR /&gt;We have been developing our product with iMX7D.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;I have a question about&amp;nbsp; ECSPIx_CLK_ROOT jitter.&lt;/P&gt;&lt;P&gt;In Data sheet IMX7DCEC Rev. 2, 4.4 PLL electrical characteristics,&lt;BR /&gt;it is not described the PLL jitter specification.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;[Question]&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Please tell me the PLL jitter specification.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Best Regards, &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Koichi Sakagami &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 18 Aug 2016 00:35:27 GMT</pubDate>
    <dc:creator>koichisakagami</dc:creator>
    <dc:date>2016-08-18T00:35:27Z</dc:date>
    <item>
      <title>iMX7D :  about ECSPIx_CLK_ROOT specification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX7D-about-ECSPIx-CLK-ROOT-specification/m-p/536860#M85065</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear community,&lt;BR /&gt;We have been developing our product with iMX7D.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;I have a question about&amp;nbsp; ECSPIx_CLK_ROOT jitter.&lt;/P&gt;&lt;P&gt;In Data sheet IMX7DCEC Rev. 2, 4.4 PLL electrical characteristics,&lt;BR /&gt;it is not described the PLL jitter specification.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;[Question]&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Please tell me the PLL jitter specification.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Best Regards, &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Koichi Sakagami &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 18 Aug 2016 00:35:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX7D-about-ECSPIx-CLK-ROOT-specification/m-p/536860#M85065</guid>
      <dc:creator>koichisakagami</dc:creator>
      <dc:date>2016-08-18T00:35:27Z</dc:date>
    </item>
    <item>
      <title>Re: iMX7D :  about ECSPIx_CLK_ROOT specification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX7D-about-ECSPIx-CLK-ROOT-specification/m-p/536861#M85066</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Koichi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1. ECSPIx_CLK_ROOT jitter is not much affected by PLLs jitter, as&lt;/P&gt;&lt;P&gt;PLLs jitter is averaged on many PLLs cycles, since ECSPI clock is less&lt;/P&gt;&lt;P&gt;frequency than PLL. &lt;/P&gt;&lt;P&gt;2.&amp;nbsp; ECSPIx_CLK_ROOT and PLLs jitter are not specified by datasheet, &lt;/P&gt;&lt;P&gt;if you have special reasons for obtaining it, please escalate your &lt;/P&gt;&lt;P&gt;requirements through local fae channel.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 18 Aug 2016 03:32:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX7D-about-ECSPIx-CLK-ROOT-specification/m-p/536861#M85066</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-08-18T03:32:57Z</dc:date>
    </item>
    <item>
      <title>Re: iMX7D :  about ECSPIx_CLK_ROOT specification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX7D-about-ECSPIx-CLK-ROOT-specification/m-p/536862#M85067</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear igor san,&lt;/P&gt;&lt;P&gt;Thank you for your advice.&lt;BR /&gt;I will consider them.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Best Regards&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Koichi Sakagami&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 19 Aug 2016 09:40:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX7D-about-ECSPIx-CLK-ROOT-specification/m-p/536862#M85067</guid>
      <dc:creator>koichisakagami</dc:creator>
      <dc:date>2016-08-19T09:40:26Z</dc:date>
    </item>
  </channel>
</rss>

