<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: SD boot issue with i.MX6SL in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507671#M82657</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, &lt;/P&gt;&lt;P&gt; &lt;SPAN class="tm7"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;&amp;nbsp; For such issues, with non stable boot, it makes sense &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;check power up sequence.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;&amp;nbsp; Also, the erratum ERR007927 may take place, so, please &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;try workarounds for it.&lt;BR /&gt;&amp;nbsp; Another point for consideration - DDR stress test can help&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;to find possible memory issues, assuming memory initialization &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;is the same for the test and customer’s applications. &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm9"&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-105652"&gt;i.MX6/7 DDR Stress Test Tool V2.52&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Apr 2016 08:29:03 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2016-04-15T08:29:03Z</dc:date>
    <item>
      <title>SD boot issue with i.MX6SL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507670#M82656</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;My customer have already built a custom board with i.MX6SL and they have a problem with SD boot.&lt;/P&gt;&lt;P&gt;Some of the board fail first boot but it can boot after second time.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;They tried following things.&lt;/P&gt;&lt;P&gt;1.It can boot normally when they turn on the power with pressing the reset button&lt;/P&gt;&lt;P&gt;2.It can boot normally when they press the reset button after boot fail&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Form the above, they guess it have some problem with reset and clock timing.&lt;/P&gt;&lt;P&gt;So they check the timing of POR_B and XTAL. (Please see a following picture.)&lt;/P&gt;&lt;P&gt;From the pictures, it seems that is has no problem with the timings.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_3.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/32293i3049BB53079EB188/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_3.png" alt="pastedImage_3.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Then, they checked the SD clock output to confirm the point of where the i.MX is stopped.&lt;/P&gt;&lt;P&gt;As a result, they confirm that the SD clock wasn't output.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_4.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/32333i326CAEA253F7D80F/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_4.png" alt="pastedImage_4.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;From the results of the investigation, we guess that ERR007927 may cause this issue.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there a way to confirm that this errata is caused the issue ?&lt;/P&gt;&lt;P&gt;And do you have any idea to avoid this issue ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Ko-hey&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Apr 2016 06:43:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507670#M82656</guid>
      <dc:creator>ko-hey</dc:creator>
      <dc:date>2016-04-15T06:43:14Z</dc:date>
    </item>
    <item>
      <title>Re: SD boot issue with i.MX6SL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507671#M82657</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, &lt;/P&gt;&lt;P&gt; &lt;SPAN class="tm7"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;&amp;nbsp; For such issues, with non stable boot, it makes sense &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;check power up sequence.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;&amp;nbsp; Also, the erratum ERR007927 may take place, so, please &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;try workarounds for it.&lt;BR /&gt;&amp;nbsp; Another point for consideration - DDR stress test can help&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;to find possible memory issues, assuming memory initialization &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______"&gt;&lt;SPAN class="tm7"&gt;is the same for the test and customer’s applications. &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm9"&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-105652"&gt;i.MX6/7 DDR Stress Test Tool V2.52&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Apr 2016 08:29:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507671#M82657</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-04-15T08:29:03Z</dc:date>
    </item>
    <item>
      <title>Re: SD boot issue with i.MX6SL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507672#M82658</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please see the attachment. It shows power up sequence.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regarding workaround,&amp;nbsp; they tried 1 to 3 workaround but there are no affect.&lt;/P&gt;&lt;P&gt;Let me confirm about workaround No.4 and No.5.&lt;/P&gt;&lt;P&gt;Those workaround can only do with adding a reset IC. Is my understanding correct ?&lt;/P&gt;&lt;P&gt;Is there any way to do it with SW change ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Ko-hey&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Apr 2016 08:46:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507672#M82658</guid>
      <dc:creator>ko-hey</dc:creator>
      <dc:date>2016-04-15T08:46:24Z</dc:date>
    </item>
    <item>
      <title>Re: SD boot issue with i.MX6SL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507673#M82659</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; You may try to add a cap to POR - at least just for test.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 19 Apr 2016 03:46:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SD-boot-issue-with-i-MX6SL/m-p/507673#M82659</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-04-19T03:46:35Z</dc:date>
    </item>
  </channel>
</rss>

