topic Re: NAND Flash - Wait Polarity versus Write Protect in i.MX Processors

NAND Flash - Wait Polarity versus Write Protect

atillametetured — Fri, 25 Mar 2016 16:19:01 GMT

Something is puzzling me and would be glad if someone could clear it up. On iMX side NANDF_WP_B pin is described as wait polarity signal. On the NAND flash I have selected, the pin NANDF_WP_B is the hardware write protection pin.

On Sabre AI platform, these two signals are connected so can someone confirm wait polarity and write protection serve the same functionality?

Regards,

Mete

Re: NAND Flash - Wait Polarity versus Write Protect

igorpadykov — Sat, 26 Mar 2016 01:25:03 GMT

Hi Mete

it is write protection pin. Description as " wait polarity signal"

was left as gpmi can also work with ata devices (not supported in this chip).

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

Re: NAND Flash - Wait Polarity versus Write Protect

atillametetured — Mon, 28 Mar 2016 05:15:46 GMT

Hi Igor,

Thank you for the information.

Best Regards,

Mete