<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: NAND boot imx6</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506332#M82346</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;after locating IVT ROM copies data according to&lt;/P&gt;&lt;P&gt;Figure 8-21. Image Vector Table i.MX6DQ Reference Manual&lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf" title="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf&lt;/A&gt; &lt;/P&gt;&lt;P&gt;You can check if some data are present in DDR&lt;/P&gt;&lt;P&gt;("Dest. Memory" in Figure 8-2)and if DDR is correctly initialized &lt;/P&gt;&lt;P&gt;(just read/write to it with jtag)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 30 Dec 2015 01:44:28 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2015-12-30T01:44:28Z</dc:date>
    <item>
      <title>NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506325#M82339</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am trying to nand boot my mx6 based custom board. I have written the FCB manually. I can see the IVT header being placed at 0x907400&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x00907400: 0x0D100000&amp;nbsp; 0x00040200&amp;nbsp; 0x00000908&amp;nbsp; : ............&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x0090740C: 0x91800000&amp;nbsp; 0x90C00907&amp;nbsp; 0x8EC00907&amp;nbsp; : ............&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x00907418: 0x00000907&amp;nbsp; 0x00000000&amp;nbsp; 0x8EC00000&amp;nbsp; : ............&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x00907424: 0x00000903&amp;nbsp; 0x0000000B&amp;nbsp; 0x0D200000&amp;nbsp; : .......... .&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x00907430: 0x0CC40080&amp;nbsp; 0x00004040&amp;nbsp; 0x00000000&amp;nbsp; : ....@@......&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x0090743C: 0x00000000&amp;nbsp; 0x00000000&amp;nbsp; 0x00000000&amp;nbsp; : ............&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x00907448: 0x00000000&amp;nbsp; 0x80000000&amp;nbsp; 0x00000000&amp;nbsp; : ............&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x00907454: 0x00000000&amp;nbsp; 0x00000000&amp;nbsp; 0x00000000&amp;nbsp; : ............&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x00907460: 0x00000000&amp;nbsp; 0x00000000&amp;nbsp; 0x00000000&amp;nbsp; : ............&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 60px;"&gt;&lt;SPAN style="font-family: 'andale mono', times; font-size: 10pt; color: #e23d39;"&gt;S:0x0090746C: 0x00000000&amp;nbsp; 0x00000000&amp;nbsp; 0x00000000&amp;nbsp; : ............&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;But I could not get my SPL loaded and executed. I have Nullified the DBBT so that ROM code does not search for the BAD blocks in the NAND. I have also tested kobs-ng tool here are the steps&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 90px;"&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;&lt;SPAN style="color: #e23d39;"&gt;dd if=SPL of=SPL-nand bs=512 seek=2&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="color: #e23d39;"&gt;kobs-ng init -v SPL-nand&lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding-left: 90px;"&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;After it when I reboot the board it does not boot SPL neither fall back to USB boot which means that FCB is good to go. I cannot see the IVT header at 0x907400 in this case when I connect through JTAG&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;where as when I use my FCB command it fall backs to usb boot :smileysad:.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;Moreover you can see that at address 907400 it is not the exact IVT header.&lt;/SPAN&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;The first four bytes are 402000D1 in the hexdump of the SPL &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;I have loaded the same SPL from usb tool and it works. I am using dstream and ds5 for JTAG debugging. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;Am i missing something here ?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Dec 2015 15:58:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506325#M82339</guid>
      <dc:creator>adnanali</dc:creator>
      <dc:date>2015-12-28T15:58:14Z</dc:date>
    </item>
    <item>
      <title>Re: NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506326#M82340</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi adnan&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;as &lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;IVT header is wrong at &lt;/SPAN&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;address 907400, there may be hardware&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;issues, one can try attached simple read/write page nand test.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;In general one can boot from sd and write uboot with kobs-ng&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;using as example mfg tools scripts ucl2.xml, *.vbs for sabre-ai&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;board (it has nand). Recommended to use uboot built for that boards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: arial, helvetica, sans-serif; font-size: 10pt;"&gt;check latest BSPs&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Board Support Packages (29)&lt;/P&gt;&lt;P&gt;L3.14.52_1.1.0_MX6QDLSOLO (REV L3.14.52_1.1.0)&lt;/P&gt;&lt;P&gt;Programmers (Flash, etc.) (8)&lt;/P&gt;&lt;P&gt;IMX6_L3.14.52_MFG_TOOL (REV L3.14.52_1.1.0)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-processors-based-on-arm-cores/i.mx-6-processors/i.mx6qp/sabre-board-for-smart-devices-reference-design-based-on-the-i.mx-6-series:RDIMX6SABREBRD?fpsp=1&amp;amp;tab=Design_Tools_Tab" title="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-processors-based-on-arm-cores/i.mx-6-processors/i.mx6qp/sabre-board-for-smart-devices-reference-design-based-on-the-i.mx-6-series:RDIMX6SABREBRD?fpsp=1&amp;amp;tab=Design_Tools_Tab"&gt;http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-processors-based-on-arm-cor…&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Dec 2015 01:34:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506326#M82340</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-12-29T01:34:05Z</dc:date>
    </item>
    <item>
      <title>Re: NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506327#M82341</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have already tested kobs-ng tool. Here is the procedure&lt;/P&gt;&lt;P&gt;1) NAND boot falls back to USB boot&lt;/P&gt;&lt;P&gt;2) Connect JTAG&lt;/P&gt;&lt;P&gt;3) Run SPL (u-boot-spl)&lt;/P&gt;&lt;P&gt;4) Run u-boot.imt (u-boot)&lt;/P&gt;&lt;P&gt;5) Use tftp to load kernel and dtb&lt;/P&gt;&lt;P&gt;6) bootz&lt;/P&gt;&lt;P&gt;when the kernel is up I can see /dev/mtd0 device.&lt;/P&gt;&lt;P&gt;from kernel I use &lt;/P&gt;&lt;BLOCKQUOTE&gt;&lt;P&gt;&lt;SPAN style="font-size: 13.3333px; font-family: arial, helvetica, sans-serif; color: #e23d39;"&gt;dd if=SPL of=SPL-nand bs=512 seek=2&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 13.3333px; font-family: arial, helvetica, sans-serif; color: #e23d39;"&gt;kobs-ng init -v SPL-nand&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;After reboot the board does not boot SPL. However it even does not even fall back to USB which means it is working but 50%.&lt;/P&gt;&lt;P&gt;you mentioned the IVT header is not correct. What i understand is, it should be 0x402000D1 at address 0x907400, right ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I tried mfg tool but board did not get detected. I am using yocto, is there a way to test the nand in it ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Dec 2015 07:54:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506327#M82341</guid>
      <dc:creator>adnanali</dc:creator>
      <dc:date>2015-12-29T07:54:42Z</dc:date>
    </item>
    <item>
      <title>Re: NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506328#M82342</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;one can test NAND using board configuration for sabre-ai boards, refer to&lt;/P&gt;&lt;P&gt;attached Release NotesTable 3. Kernel and device tree configurations&lt;/P&gt;&lt;P&gt;and Yocto Guide sect.5.1 Build configurations.&lt;/P&gt;&lt;P&gt;Also NXP/FSL uboot does not use SPL.&lt;/P&gt;&lt;P&gt;Board Support Packages (29)&lt;/P&gt;&lt;P&gt;L3.14.52_1.1.0_MX6QDLSOLO (REV L3.14.52_1.1.0)&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-processors-based-on-arm-cores/i.mx-6-processors/i.mx6qp/sabre-board-for-smart-devices-reference-design-based-on-the-i.mx-6-series:RDIMX6SABREBRD?fpsp=1&amp;amp;tab=Design_Tools_Tab" rel="nofollow"&gt;http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-processors-based-on-arm-cores/i.mx-6-processors/i.mx6qp/sabre-board-for-smart-devices-reference-design-based-on-the-i.mx-6-series:RDIMX6SABREBRD?fpsp=1&amp;amp;tab=Design_Tools_Tab&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Dec 2015 08:19:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506328#M82342</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-12-29T08:19:17Z</dc:date>
    </item>
    <item>
      <title>Re: NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506329#M82343</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;But my custom board deviates from the sabreai iomux by a great deal. It would require setting up those muxes in uboot and kernel.&lt;/P&gt;&lt;P&gt;Is there any way I can port this nand test ?&lt;/P&gt;&lt;BLOCKQUOTE&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;you mentioned the IVT header is not correct. What i understand is, it should be 0x402000D1 at address 0x907400, right ?&lt;/SPAN&gt;&lt;/BLOCKQUOTE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Dec 2015 10:22:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506329#M82343</guid>
      <dc:creator>adnanali</dc:creator>
      <dc:date>2015-12-29T10:22:08Z</dc:date>
    </item>
    <item>
      <title>Re: NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506330#M82344</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;right, you will have to port it for using sabreai&lt;/P&gt;&lt;P&gt;configuration. &lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt; IVT header is described in sect.8.6.1.1 Image Vector &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;Table Structure i&lt;/SPAN&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;MX6DQ RM&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="1.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/31898i04045975146E44BE/image-size/large?v=v2&amp;amp;px=999" role="button" title="1.jpg" alt="1.jpg" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Dec 2015 10:46:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506330#M82344</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-12-29T10:46:28Z</dc:date>
    </item>
    <item>
      <title>Re: NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506331#M82345</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;With a few changes in the FCB i was able to locate my IVT header at correct location 0x907400.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD&gt;S:0x00907400:&lt;/TD&gt;&lt;TD&gt;0x402000D1&lt;/TD&gt;&lt;TD&gt;0x00908000&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;TD&gt;:&lt;/TD&gt;&lt;TD&gt;.. @........&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;S:0x0090740C:&lt;/TD&gt;&lt;TD&gt;0x00907918&lt;/TD&gt;&lt;TD&gt;0x0090790C&lt;/TD&gt;&lt;TD&gt;0x009078EC&lt;/TD&gt;&lt;TD&gt;:&lt;/TD&gt;&lt;TD&gt;.y...y...x..&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;S:0x00907418:&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;TD&gt;0x009038EC&lt;/TD&gt;&lt;TD&gt;:&lt;/TD&gt;&lt;TD&gt;.........8..&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;S:0x00907424:&lt;/TD&gt;&lt;TD&gt;0x0000B000&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;TD&gt;0x400800D2&lt;/TD&gt;&lt;TD&gt;:&lt;/TD&gt;&lt;TD&gt;...........@&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I cannot see the SPL code at address 0x00908000. which is the entry point of the application.&lt;/P&gt;&lt;P&gt;What happens after the IVT is placed at 907400 or at what stage is the application copied from NAND to IRAM/DRAM ? I am sure you cannot share the ROM code but can atleast guide me through the stages. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Dec 2015 16:26:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506331#M82345</guid>
      <dc:creator>adnanali</dc:creator>
      <dc:date>2015-12-29T16:26:44Z</dc:date>
    </item>
    <item>
      <title>Re: NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506332#M82346</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;after locating IVT ROM copies data according to&lt;/P&gt;&lt;P&gt;Figure 8-21. Image Vector Table i.MX6DQ Reference Manual&lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf" title="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf&lt;/A&gt; &lt;/P&gt;&lt;P&gt;You can check if some data are present in DDR&lt;/P&gt;&lt;P&gt;("Dest. Memory" in Figure 8-2)and if DDR is correctly initialized &lt;/P&gt;&lt;P&gt;(just read/write to it with jtag)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 30 Dec 2015 01:44:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506332#M82346</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-12-30T01:44:28Z</dc:date>
    </item>
    <item>
      <title>Re: NAND boot imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506333#M82347</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;the problem was with the DCD table of SPL. After enabling NAND clocks I was able to boot from NAND&lt;/P&gt;&lt;P&gt;Thanks Igor for your help and time.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kind Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 Dec 2015 09:33:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NAND-boot-imx6/m-p/506333#M82347</guid>
      <dc:creator>adnanali</dc:creator>
      <dc:date>2015-12-31T09:33:39Z</dc:date>
    </item>
  </channel>
</rss>

