<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: processing limit of CAAM hardware? in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/processing-limit-of-CAAM-hardware/m-p/505652#M82077</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This question is a bit vague. There is no global limit to the data &lt;/P&gt;&lt;P&gt;amount processed by CAAM. With a single descriptor, however, the &lt;/P&gt;&lt;P&gt;number of bytes that can be processed is limited by the size of the&lt;/P&gt;&lt;P&gt;LENGTH field of FIFO LOAD/FIFO STORE command, which is 16 bits. Some cipher modes,&lt;/P&gt;&lt;P&gt;namely counter-based, require a re-key after certain amount of processed&lt;/P&gt;&lt;P&gt;data to stay secure. This is, however, not a CAAM limitation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Platon&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 15 Feb 2016 06:48:44 GMT</pubDate>
    <dc:creator>bpe</dc:creator>
    <dc:date>2016-02-15T06:48:44Z</dc:date>
    <item>
      <title>processing limit of CAAM hardware?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/processing-limit-of-CAAM-hardware/m-p/505651#M82076</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Guys,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; i'm cryptodev engine to encrypt data so i want to know what is the maximum amount of data size can caam process. say i want to encrypt streaming data of high definition video.&lt;/P&gt;&lt;P&gt;thanks&lt;/P&gt;&lt;P&gt;Ganesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 12 Feb 2016 06:45:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/processing-limit-of-CAAM-hardware/m-p/505651#M82076</guid>
      <dc:creator>gbiradar</dc:creator>
      <dc:date>2016-02-12T06:45:01Z</dc:date>
    </item>
    <item>
      <title>Re: processing limit of CAAM hardware?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/processing-limit-of-CAAM-hardware/m-p/505652#M82077</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This question is a bit vague. There is no global limit to the data &lt;/P&gt;&lt;P&gt;amount processed by CAAM. With a single descriptor, however, the &lt;/P&gt;&lt;P&gt;number of bytes that can be processed is limited by the size of the&lt;/P&gt;&lt;P&gt;LENGTH field of FIFO LOAD/FIFO STORE command, which is 16 bits. Some cipher modes,&lt;/P&gt;&lt;P&gt;namely counter-based, require a re-key after certain amount of processed&lt;/P&gt;&lt;P&gt;data to stay secure. This is, however, not a CAAM limitation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Platon&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 15 Feb 2016 06:48:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/processing-limit-of-CAAM-hardware/m-p/505652#M82077</guid>
      <dc:creator>bpe</dc:creator>
      <dc:date>2016-02-15T06:48:44Z</dc:date>
    </item>
  </channel>
</rss>

